



**BIRLA INSTITUTE OF TECHNOLOGY & SCIENCE, PILANI**  
**WORK INTEGRATED LEARNING PROGRAMMES**

**COURSE HANDOUT**

**Part A: Content Design**

<b>Course Title</b>	Computer Organization and Software Systems
<b>Course No(s)</b>	SS ZG516
<b>Credit Units</b>	5 (1 + 2 + 2) Unit split between Class Hours + Lab/Design/Fieldwork + Student preparation respectively; each unit translates to 32 hours
<b>Course Author</b>	Lucy J Gudino / Chandra Shekhar
<b>Version No</b>	2.0
<b>Date</b>	04/04/2020

**Course Objectives**

<b>No</b>	<b>Course Objective</b>
<b>CO1</b>	Introduce students to systems aspects ( i.e. Computer Organization and Operating Systems) involved in software development
<b>CO2</b>	Equip the student to understand the computer architectural and operating systems related issues that affect the performance and nature of a software
<b>CO3</b>	To prepare students to be in a position to evaluate/correlate high level software performance based on its system level features (i.e. architectural and operating systems)

**Text Book(s)**

T1	Stallings William, <i>Computer Organization &amp; Architecture</i> , Pearson Education, 10 <sup>th</sup> Ed. 2013
T2	A Silberschatz, Abraham and others, <i>Operating Systems Concepts</i> , Wiley Student Edition, 9 <sup>th</sup> Ed.

**Reference Book(s) & other resources**

R1	Patterson, David A & J L Hennenssy, <i>Computer Organization and Design – The Hardware/Software Interface</i> , Elsevier, Revised 4th Ed.
R2	Randal E. Bryant, David R. O'Hallaron, <i>Computer Systems – A Programmer's Perspective</i> , Pearson, 2 <sup>nd</sup> Ed, 2016.
R3	Tanenbaum, <i>Modern Operating Systems</i> , Pearson New International Edition, Pearson Education, 2013 (Pearson Online)
R4	Stallings, <i>Operating Systems: Internals and Design Principles</i> , International Edition, Pearson Education, 2013 (Pearson Online)

**Modular Content Structure****1. Introduction to Computer Systems**

- 1.1. Hardware Organization of a computer
- 1.2. Running a Hello Program
- 1.3. Instruction Cycle State Diagram
- 1.4. Operating System role in Managing Hardware
  - 1.4.1. Processes
  - 1.4.2. Threads
  - 1.4.3. Virtual Memory
  - 1.4.4. Files
- 1.5. Performance Assessment
  - 1.5.1. MIPS Rate
  - 1.5.2. Amdahl's Law

**2. Memory Organization**

- 2.1. Storage Technologies
  - 2.1.1. Random Access Memory
  - 2.1.2. Disk Storage
  - 2.1.3. Solid State Disks
  - 2.1.4. Storage Technology Trends
- 2.2. Locality
  - 2.2.1. Locality of Reference to Program Data
  - 2.2.2. Locality of instruction fetches
- 2.3. Memory Hierarchy
- 2.4. Cache Memories
  - 2.4.1. Generic Cache Memory Organization
  - 2.4.2. Direct-Mapped Caches
  - 2.4.3. Fully Associative Caches
  - 2.4.4. Set Associative Caches
  - 2.4.5. Issues with Writes
  - 2.4.6. Performance Impact of Cache Parameters
  - 2.4.7. Writing Cache friendly Codes

- 2.4.8. Replacement Algorithms
- 3. Instruction Set Architecture - CISC Vs RISC**
  - 3.1. CISC Instruction Set (Intel x86 as an example)
    - 3.1.1. Machine Instruction Characteristics
    - 3.1.2. Types of Operands
    - 3.1.3. Types of Operations
    - 3.1.4. Addressing Modes
    - 3.1.5. Instruction Formats
  - 3.2. RISC Instruction Architecture (MIPS as an Example)
    - 3.2.1. Machine Instruction Characteristics
    - 3.2.2. Types of Operands
    - 3.2.3. Types of Operations
    - 3.2.4. Addressing Modes
    - 3.2.5. Instruction Formats
    - 3.2.6. Single cycle implementation
    - 3.2.7. Multicycle Implementation
  - 3.3. Control Unit
    - 3.3.1. Microprogrammed control unit
    - 3.3.2. Hardwired Control Unit ( MIPS as an example)
  - 3.4. Pipeline
    - 3.4.1. Overview of pipeline
    - 3.4.2. Resource Hazard
    - 3.4.3. Data Hazard : Forwarding versus Stalling
    - 3.4.4. Control Hazard
- 4. Process Management**
  - 4.1. Concept of Process
  - 4.2. Process State Diagram
  - 4.3. Operations on Processes : Process creation and termination examples
  - 4.4. Process vs. Threads
  - 4.5. Multithreading Models
  - 4.6. Process Scheduling criteria
  - 4.7. Process Scheduling Algorithms -FCFS, SJF, Priority, RR, Multilevel Queue, Multilevel Feedback Queue
- 5. Process Coordination**
  - 5.1. The Critical section problem
  - 5.2. Peterson's Solution
  - 5.3. Synchronization Hardware
  - 5.4. Semaphores
  - 5.5. Deadlock:
    - 5.5.1. System Model
    - 5.5.2. Deadlock Characterization
  - 5.6. Methods of Handling Deadlocks
    - 5.5.2.1. Deadlock Prevention
    - 5.5.2.2. Deadlock Avoidance: Banker's Algorithm
    - 5.5.2.3. Deadlock Detection
    - 5.5.2.4. Recovery from Deadlock
- 6. Memory Management**
  - 6.1. Memory-Management Strategies
  - 6.2. Swapping
  - 6.3. Partitioning
  - 6.4. Paging
  - 6.5. Segmentation
  - 6.6. Virtual-Memory
  - 6.7. Demand Paging
  - 6.8. Page Replacement Algorithms: FIFO, Optimal, LRU, and LFU

## 7. Optimizing Program Performance

- 7.1. Capabilities and Limitations of Optimizing Compilers
- 7.2. Expressing Program Performance
- 7.3. Eliminating Loop Inefficiencies
- 7.4. Reducing Procedure Calls
- 7.5. Eliminating Unneeded Memory References
- 7.6. Understanding Modern Processors
- 7.7. Loop Unrolling
- 7.8. Enhancing Parallelism

### Learning Outcomes:

No	Learning Outcomes
LO1	To <b>apply</b> the knowledge of performance metrics to find the performance of systems.
LO2	To <b>Investigate</b> high performance architecture design
LO3	To <b>Examine</b> different computer architectures and hardware
LO4	Students will <b>Analyze and Compare</b> of process management concepts including scheduling, synchronization ,deadlocks
LO5	Students will <b>Examine</b> multithreading and system resources sharing among the users
LO6	Students will <b>Outline</b> of file system interface and implementation

## Part B: Contact Session Plan

<b>Academic Term</b>	SEM II, 2019-20
<b>Course Title</b>	Computer Organization and Software Systems
<b>Course No</b>	SS *ZG516
<b>Lead Instructor</b>	Dr. Lucy J Gudino
<b>Instructors</b>	Prof. Chandrashekar R K, Prof. Pruthvi Kumar, Prof. Sarma, Prof. Balamurali Shankar.

### Course Contents

Sl. No.	Conta ct Hour #	List of Topic Title (from content structure in Part A)	Topic # (from content structure in Part A)	Text/Ref Book/extern al resource
1	1-2	<b>Introduction to Computer Systems</b> <ul style="list-style-type: none"><li>Hardware Organization of a computer (T1: 3.1)</li><li>Running a Hello Program (R2: 1.2,</li></ul>	1.1-1.4	T1, T2, R2

		<p>1.4-1.6)</p> <ul style="list-style-type: none"> <li>• Instruction Cycle State Diagram (T1: 3.2 )</li> <li>• Operating System role in Managing Hardware (T2: 1.1, 1.4, 1.5, R2: 1.7) <ul style="list-style-type: none"> <li>○ Processes</li> <li>○ Threads</li> <li>○ Virtual Memory</li> <li>○ Files</li> </ul> </li> </ul>		
2	3-4	<p><b>Introduction to Computer Systems (Contd.)</b></p> <ul style="list-style-type: none"> <li>• Performance Assessment ( R1: 1.4, T1: 2.3) <ul style="list-style-type: none"> <li>○ MIPS Rate</li> <li>○ Amdahl's Law</li> </ul> </li> </ul> <p><b>Memory Organization</b></p> <ul style="list-style-type: none"> <li>• Storage Technologies (T1: 5.1, R2: 6.1) <ul style="list-style-type: none"> <li>○ Random Access Memory</li> <li>○ Disk Storage</li> <li>○ Solid State Disks</li> <li>○ Storage Technology Trends</li> </ul> </li> </ul>	1.5, 2.1	Class Notes, T1 , R1, R2
3	5-6	<p><b>Memory Organization (Contd..)</b></p> <ul style="list-style-type: none"> <li>• Locality (Class Notes) <ul style="list-style-type: none"> <li>○ Locality of Reference to Program Data</li> <li>○ Locality of instruction fetches</li> </ul> </li> <li>• Memory Hierarchy (T1: 4.1)</li> <li>• Cache Memories (T1: 4.2-4.3) <ul style="list-style-type: none"> <li>○ Generic Cache Memory Organization</li> <li>○ Direct-Mapped Caches</li> <li>○ Fully Associative Caches</li> </ul> </li> </ul>	2.2 – 2.3, 2.4 ( 2.4.1-2.4.3)	T1
4	7-8	<p><b>Memory Organization (Contd..)</b></p> <ul style="list-style-type: none"> <li>• Cache Memories (Contd..) <ul style="list-style-type: none"> <li>○ Set Associative Caches (T1: 4.3)</li> <li>○ Issues with Writes (T1: 4.3)</li> <li>○ Performance Impact of Cache Parameters (T1: 4.3)</li> <li>○ Writing Cache friendly Codes (R2: 6.5)</li> <li>○ Replacement Algorithms (Class Notes)</li> </ul> </li> </ul>	2.4 (2.4.4-2.4.8)	T1, R2
5	9-10	<p><b>Instruction Set Architecture - CISC Vs RISC</b></p> <ul style="list-style-type: none"> <li>• CISC Instruction Set (Intel x86 as an example) (T1: 12.1 – 12.5, 13.1 – 13.4)</li> </ul>	3.1	T1

		<ul style="list-style-type: none"> <li>Machine Instruction Characteristics</li> <li>Types of Operands</li> <li>Types of Operations</li> <li>Addressing Modes</li> <li>Instruction Formats</li> </ul>		
6	11-12	<b>Instruction Set Architecture - CISC Vs RISC (Contd...)</b> <ul style="list-style-type: none"> <li>RISC Instruction Architecture (MIPS as an Example) (R1: Selected topics from Chapter 2 and Chapter 4, and Class Notes) <ul style="list-style-type: none"> <li>Machine Instruction Characteristics</li> <li>Types of Operands</li> <li>Types of Operations</li> <li>Addressing Modes</li> <li>Instruction Formats</li> <li>Single cycle implementation</li> </ul> </li> </ul>	3.2( 3.2.1-3.2.6)	R1
7	13-14	<ul style="list-style-type: none"> <li><b>Instruction Set Architecture - CISC Vs RISC (Contd...)</b> (Selected topics from T1, R1: Chapter 4 and Class Notes)</li> <li>RISC Instruction Architecture (MIPS as an Example) (Contd..) <ul style="list-style-type: none"> <li>Multicycle Implementation</li> </ul> </li> <li>Control Unit <ul style="list-style-type: none"> <li>Microprogrammed control unit</li> <li>Hardwired Control Unit (MIPS as an example)</li> </ul> </li> </ul>	3.2.7, 3.3	T1, R1
8	15-16	<b>Instruction Set Architecture - CISC Vs RISC (Contd...)</b> <ul style="list-style-type: none"> <li>Pipeline (T1: 14.4) <ul style="list-style-type: none"> <li>Overview of pipeline</li> <li>Resource Hazard</li> <li>Data Hazard : Forwarding versus Stalling</li> <li>Control Hazard</li> </ul> </li> </ul>	3.4	T1
<b>MID SEM EXAMINATION</b>				
9	17-18	<b>Process Management ( T2: 3.1-3.3 and 4.1-4.3)</b> <ul style="list-style-type: none"> <li>Concept of Process</li> <li>Process State Diagram</li> <li>Operations on Processes : Process creation and termination examples</li> <li>Process vs. Threads</li> <li>Multithreading Models</li> </ul>	4.1-4.6	T2
10	19-20	<b>Process Management (Contd...) (T2: 6.1-</b>	4.7	T2

		<b>6.3)</b> <ul style="list-style-type: none"> <li>• Process Scheduling criteria</li> <li>• Process Scheduling Algorithms - FCFS, SJF, Priority, RR, Multilevel Queue, Multilevel Feedback Queue</li> </ul>		
11	21-22	<b>Process Coordination (T2: 5.1-5.6, 7.1, 7.2)</b> <ul style="list-style-type: none"> <li>• The Critical section problem</li> <li>• Peterson's Solution</li> <li>• Synchronization Hardware</li> <li>• Semaphores</li> <li>• Deadlock: <ul style="list-style-type: none"> <li>○ System Model</li> <li>○ Deadlock Characterization</li> </ul> </li> </ul>	5.1-5.5	T2
12	23-24	<b>Process Coordination (Contd...)</b> <ul style="list-style-type: none"> <li>• Methods of Handling Deadlocks (T2: 7.3-7.7) <ul style="list-style-type: none"> <li>○ Deadlock Prevention</li> <li>○ Deadlock Avoidance: Banker's Algorithm</li> <li>○ Deadlock Detection</li> <li>○ Recovery from Deadlock</li> </ul> </li> </ul>	5.6	T2
13	25-26	<b>Memory Management (T2: 8.1-8.6)</b> <ul style="list-style-type: none"> <li>• Memory-Management Strategies</li> <li>• Swapping</li> <li>• Partitioning</li> <li>• Paging</li> <li>• Segmentation</li> </ul>	6.1-6.4	T2
14	27-28	<b>Memory Management (Contd...) (T2: 9.1-9.4)</b> <ul style="list-style-type: none"> <li>• Virtual-Memory</li> <li>• Demand Paging</li> <li>• Page Replacement Algorithms: FIFO, Optimal, LRU and LFU</li> </ul>	6.5-6.8	T2
15	29-30	<b>Optimizing Program Performance (R2: 5.1:5.5)</b> <ul style="list-style-type: none"> <li>• Capabilities and Limitations of Optimizing Compilers</li> <li>• Expressing Program Performance</li> <li>• Eliminating Loop Inefficiencies</li> <li>• Reducing Procedure Calls</li> </ul>	7.1-7.4	R2
16	31-32	<b>Optimizing Program Performance (R2: 5.6:5.9)</b> <ul style="list-style-type: none"> <li>• Eliminating Unneeded Memory References</li> <li>• Understanding Modern Processors</li> <li>• Loop Unrolling</li> <li>• Enhancing Parallelism</li> </ul>	7.5-7.8	R2

Comprehensive Examination
---------------------------

### Evaluation Scheme

Evaluation Component	Name (Quiz, Lab, Project, Midterm exam, End semester exam, etc)	Type (Open book, Closed book, Online, etc.)	Weight	Duration	Day, Date, Session, Time
EC – 1	Quizzes / Assignment	Online	5+25%	NA	To be announced
EC – 2	Mid-term Exam	Closed book	30%	-	To be announced
EC – 3	End Semester Exam	Open book	40%	-	To be announced

**Note** - Evaluation components can be tailored depending on the proposed model.

### Important Information

Syllabus for Mid-Semester Test (Closed Book): Topics in Weeks 1-8 (1-18 Hours)

Syllabus for Comprehensive Exam (Open Book): All topics given in plan of study

#### Evaluation Guidelines:

1. EC-1 consists of either two Assignments or three Quizzes. Announcements regarding the same will be made in a timely manner.
2. For Closed Book tests: No books or reference material of any kind will be permitted. Laptops/Mobiles of any kind are not allowed. Exchange of any material is not allowed.
3. For Open Book exams: Use of prescribed and reference text books, in original (not photocopies) is permitted. Class notes/slides as reference material in filed or bound form is permitted. However, loose sheets of paper will not be allowed. Use of calculators is permitted in all exams. Laptops/Mobiles of any kind are not allowed. Exchange of any material is not allowed.
4. If a student is unable to appear for the Regular Test/Exam due to genuine exigencies, the student should follow the procedure to apply for the Make-Up Test/Exam. The genuineness of the reason for absence in the Regular Exam shall be assessed prior to giving permission to appear for the Make-up Exam. Make-Up Test/Exam will be conducted only at selected exam centres on the dates to be announced later.

It shall be the responsibility of the individual student to be regular in maintaining the self-study schedule as given in the course handout, attend the lectures, and take all the prescribed evaluation components such as Assignment/Quiz, Mid-Semester Test and Comprehensive Exam according to the evaluation scheme provided in the handout.