

DIGITAL ELECTRONICS

* Basic Properties of Switching Algebra:

Boolean variable $\rightarrow \{0, 1\}$

Operations \rightarrow OR, AND, NOT.

$$(i) x \cdot x = x \quad x + x = x$$

$$x + 1 = 1 \quad x + 0 = x$$

$$x \cdot 0 = 0 \quad x \cdot 1 = x$$

$$(ii) x + \bar{x} = 1 ; x \cdot \bar{x} = 0 \quad (\text{complement})$$

$$(iii) x \cdot (y + z) = xy + xz$$

$$x + y \cdot z = (x + y)(x + z)$$

(+ distri. over \cdot) // SA not Math.

* SA \rightarrow SE (helps to design circuits)

$$\checkmark x + \bar{x}yz + xz$$

: 6 literals, 3 terms

* Properties for simplifying Switching expressions:

$$1. x + xy = x ; x \cdot (x + y) = x \quad \rightarrow \text{Absorption}$$

$$2. x + \bar{x}y = x + y ; x(\bar{x} + y) = xy$$

* Commutative Theorem

$$xy + \bar{x}z + yz = xy + \bar{x}z$$

redundant term.

imp.

$\boxed{I-n-i}$ $\leftarrow \sum_{i=1}^n$ $f(x_i)$
 Note of result $\leftarrow \sum_{i=1}^n f(x_i)$
 Note of max term
 $\leftarrow \max_{1 \leq i \leq n} f(x_i)$
 $\leftarrow \max_{1 \leq i \leq n} f(x_i) = f(x_{\text{max}})$

\boxed{m} $\leftarrow \sum_{i=1}^n f(x_i)$
 Note of result $\leftarrow \sum_{i=1}^n f(x_i)$
 $\leftarrow \sum_{i=1}^n f(x_i) = m$

$\boxed{m-k}$ $\leftarrow \sum_{i=1}^n f(x_i)$
 Note of result $\leftarrow \sum_{i=1}^n f(x_i)$
 $\leftarrow \sum_{i=1}^n f(x_i) = m-k$

$\boxed{a_n}$ $\leftarrow \sum_{i=1}^n f(x_i)$
 Note of result $\leftarrow \sum_{i=1}^n f(x_i)$
 $\leftarrow \sum_{i=1}^n f(x_i) = a_n$

$\boxed{f(x)}$ $\leftarrow \sum_{i=1}^n f(x_i)$
 Note: If many approximations to same function

$$f(x) + f(z) + f(y) + f(t) + f(l) + f(i) + f(r) + f(s) + f(p) + f(q) + f(u) + f(v) + f(w) + f(m) + f(n)$$

$\boxed{\text{SOP}}$ $\leftarrow \sum_{i=1}^n f(x_i)$
 Note: Canonical SOP & POS are a representation of same function

$$f(a+b+c) \cdot (a+b+c)$$

Exercise 3

$\leftarrow \sum_{i=1}^n f(x_i)$
 Note of result $\leftarrow \sum_{i=1}^n f(x_i)$
 $\leftarrow \sum_{i=1}^n f(x_i) = \text{Canonical POS}$

$\boxed{f = Z(1,2,4,6)}$ $\leftarrow \sum_{i=1}^n f(x_i)$
 eg: $a+b+c \rightarrow \text{SOP}$ $\cdot ab+c \rightarrow \text{CAN}$

$\leftarrow \sum_{i=1}^n f(x_i) = \text{Canonical SOP}$
 Note of result $\leftarrow \sum_{i=1}^n f(x_i) = \text{Canonical POS}$

$\leftarrow \sum_{i=1}^n f(x_i) = \text{Canonical SOP}$
 Note of result $\leftarrow \sum_{i=1}^n f(x_i) = \text{Canonical POS}$

$\leftarrow \sum_{i=1}^n f(x_i) = \text{Canonical SOP}$
 $\leftarrow \sum_{i=1}^n f(x_i) = \text{Canonical POS}$

$\leftarrow \sum_{i=1}^n f(x_i) = \text{Canonical SOP}$
 $\leftarrow \sum_{i=1}^n f(x_i) = \text{Canonical POS}$

$\leftarrow \sum_{i=1}^n f(x_i) = \text{Canonical SOP}$
 $\leftarrow \sum_{i=1}^n f(x_i) = \text{Canonical POS}$

$\leftarrow \sum_{i=1}^n f(x_i) = \text{Canonical SOP}$
 $\leftarrow \sum_{i=1}^n f(x_i) = \text{Canonical POS}$

$\leftarrow \sum_{i=1}^n f(x_i) = \text{Canonical SOP}$
 $\leftarrow \sum_{i=1}^n f(x_i) = \text{Canonical POS}$

$\leftarrow \sum_{i=1}^n f(x_i) = \text{Canonical SOP}$
 $\leftarrow \sum_{i=1}^n f(x_i) = \text{Canonical POS}$

$\leftarrow \sum_{i=1}^n f(x_i) = \text{Canonical SOP}$
 $\leftarrow \sum_{i=1}^n f(x_i) = \text{Canonical POS}$

$\leftarrow \sum_{i=1}^n f(x_i) = \text{Canonical SOP}$
 $\leftarrow \sum_{i=1}^n f(x_i) = \text{Canonical POS}$

$\leftarrow \sum_{i=1}^n f(x_i) = \text{Canonical SOP}$
 $\leftarrow \sum_{i=1}^n f(x_i) = \text{Canonical POS}$

$\leftarrow \sum_{i=1}^n f(x_i) = \text{Canonical SOP}$
 $\leftarrow \sum_{i=1}^n f(x_i) = \text{Canonical POS}$

* Function Representations

(i) Venn diagram

$\circlearrowleft \text{IMP}$

- n Variable $\rightarrow 2^n$ regions

- only boolean function (Shade no shade)

(ii) Contact representation

Sum \rightarrow AND

Product \rightarrow OR

AC'c X [not allowed]

$$\text{4) } \text{NAND}(\uparrow) \longrightarrow \boxed{A \uparrow B = \overline{A \cdot B}}$$

$$\text{5) } A \uparrow A \neq A : \text{ (imp)}$$

(iii) commutative, not associative

$$\text{5) } \text{NOR}(\Downarrow) \longrightarrow \boxed{A \vee B = \overline{A + B}}$$

$$\text{6) } A \Downarrow A \neq A$$

(iv) commutative, not associative

$$\text{6) } \text{EXOR} \longrightarrow \boxed{A \oplus B = \overline{AB} + \overline{A}\overline{B}}$$

- modulus sum

A	B	$A \oplus B$
0	0	0
0	1	1

$$\text{6) } A \oplus A = 0$$

(v) Both associative and commutative.

A	B	$A \oplus B$
1	0	1
1	1	0

$$7) \text{ EXNOR} \longrightarrow \boxed{A \oplus B = AB + \overline{A}\overline{B}}$$

[complement complement]

Date: 4.
Page: 4

- a bit comparator

$$\boxed{A \oplus B = \overline{A} \oplus B}$$

$A \odot A = 1$

$$\boxed{A \odot B = \overline{A} \odot B = A \odot \overline{B} = A \oplus B = \overline{A} \oplus \overline{B}}$$

IMP

XOR = 1 ; for odd no of 1s

XNOR = 1 ; for even no. of 0s

when even ips, [XOR, XNOR] are complements; when odd ips,

XOR = XNOR

IMP
 $A \oplus B = \overline{A} \oplus B$ (even)

$$A \oplus B \oplus C = A \oplus B \oplus C . \text{ (odd)}$$

NOTE: In a EXOR / EXNOR KMAP, no. of min T = no. of MXT.

\rightarrow Enclosed portion

* FUNCTIONAL COMPLETENESS : set of ops is FC, if wavy SF can be expressed by means of operations in it.

$f_1, f_2, \dots, f_n : \overline{f_1}, \dots, \overline{f_n} \rightarrow \text{FC}$.

NOTE: complement can be extracted from eqn, not derived.

$$\text{eg. } \rightarrow P_0 \Delta \overline{P_1} \text{ (RUN COPY)} \quad \text{[FCA, B]} = \overline{A} + B$$

Date: 5.
Page: 5

$\{0, 1\} \rightarrow \text{NOT}$; $\{0, 0\} \rightarrow \text{NOT}$.

* SELF DUAL FUNCTION $\rightarrow f = f_d$

A BF is self dual if: (imp)

- (i) It is mutual function (imp)
- (ii) Function contains a mutually exclusive terms. $\{(0, 1), (1, 0), (2, 5), (3, 4)\}$

No. of self dual = 2^{n-1} → choose n terms.

NF

SD

- Self dual functions are closed under complementation. (imp)

ELECTRONIC GATES

- NOT, AND, OR

H \rightarrow 1 H \rightarrow 0
L \rightarrow 0 L \rightarrow 1

- AND & OR, PLS and NLS are duals of each other. (imp)

MINIMIZATION OF BF

* Minimal exp.

Min no. of terms in SOP exp provided there is no others such exp with some no. of terms lesser

Irredundant exp: contains just the

An irredundant exp. not necessarily minimal, nor minimal exp is always unique.

K-MAP

- K-MAP: an cells

00	01	11	10
01	1	12	2
11	5	13	9
10	14	15	16

decimal values.
Subscript [complement].

[w/w]

Size of SC = $(n-m)$ literals (imp)

SOP

NOTE: No. of product terms = No. of SC
No. of literals term = Size of SC $\frac{n-m}{n-m}$

* Covering functions

$Q \rightarrow f$. [Q implies f]

f covers Q : when $Q=1$, f also 1
 $\rightarrow f$ contains all min T present in Q .

No. of covering functions = $2^{2^n - k}$

$$\text{eq: } f(ab+bc) = ab + bc$$


$$(f_1) (f_2)$$

$$f_1 \rightarrow f, f_2 \rightarrow f$$

- Every f is an implicant of F .

* word to minimize no. of Goto


- space ↓
- count time ↑
- best pred ↓



③ DESIGN & SYNTHESIS OF COMBINATIONAL

* Pg 219 [Vimp] → **Jump**

NOTE: If minimum SOP independent of w, y:




* minimization of VIM

* Pg 218 - 110 → **Jump**

NOTE: If it adds one to K-Mop to reduce

* **K-map** \rightarrow **K-Mop**



* Pg 205 [EPI]

$EPI = RPI$

$\rightarrow [S] \sum \text{ in Part 1} : 15$

$\rightarrow [S] \sum \text{ in Part 2} : 15$

(0,15), (2,14), (2,13) ...

all dual.

multiple term, if can't be made

multiple has mult & multiply

* Pg 207 [PI without example] → **Jump**

summed up

* Pg 208 [PI with example] → **Jump**

If K DC combinations, draw all K inputs

If K DC combinations

or not dual for some if P combination

unpredicted function: same logic

Don't care: same if P result acc to

than it is in unique normal form

NOTE: If all is not covered by the EPI

$\rightarrow [S] \text{K Map} \rightarrow \text{no EPI}$ [Jump]

* Pg 211 [Hence find EPI/PI] → **Jump**

PI → which isn't covered by any other

EPI → if it covers all but 1 m't of


PI → can't necessarily be part of another

I ← SC

$$\text{imp} \rightarrow \text{D} = D$$

Data
Page 10
CLASSMATE


MULTIPLEXER Electronic Switch I



$$\begin{array}{l} \text{eq} \\ \rightarrow P_1 \bar{P}_2 + [\text{const} \text{ no. of NAND Gates}] \\ \text{eg} \\ \rightarrow P_1 \bar{P}_2 \bar{P}_3 \bar{P}_4 \quad [\text{OR-AND-NOR}] \end{array}$$

* NAND & NOR as Universal Gates

Exorusing NAND
completely.




* Half Subtractor

$$\begin{array}{c|cc} P & Q & B \\ \hline 0 & 0 & 0 \\ 0 & 1 & 1 \\ 1 & 0 & 1 \\ 1 & 1 & 0 \end{array} \quad D = P \oplus Q, \quad B = \overline{P}Q$$


$$\text{eq} \rightarrow P_1 \bar{P}_2 \bar{P}_3 \bar{P}_4 \quad [\text{From char. eqn}]$$

Truth-table.

$$P_1 \bar{P}_2 \bar{P}_3 \bar{P}_4 \quad B = \overline{P}Q$$




classmate
Date - 11
Page - 11



S ₁	S ₀	O/P
0	0	I ₀
0	1	I ₁
1	0	I ₂
1	1	I ₃

$$\begin{array}{l} \text{eq} \\ \rightarrow S = S_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 S_0 I_2 + S_1 \bar{S}_0 I_3 \\ \text{[Characteristic equation]} \end{array}$$



* Implement EXOR using MUX.

$$\begin{array}{l} \text{eq} \\ \text{EXOR} = \overline{AB} + AB \\ \text{eg} \\ \rightarrow P_1 \bar{P}_2 \bar{P}_3 \bar{P}_4 \quad [\text{From char. eqn}] \end{array}$$

Ex_n x 1 mux can implement n vars. without Gates, and also \Rightarrow n vars. function (with extra Gates)

enable

$$S = E(\bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 \bar{I}_1 + S_1 \bar{S}_0 \bar{I}_2 + S_1 S_0 I_3)$$

where $E = 0$: no expansion

$$E = 1 : \text{AND Gate} \rightarrow \text{sum}$$

imp

~~Pg 158 [4P of mux expand on select lines]~~

imp

~~Pg 160 [Cascading multiplexor]~~

imp

* Expansion of MUX [Scalability of MUX]

~~8x1 from 2x1 mux.~~

~~2x1 mux → 2 lines.~~

~~1 mux → 2 lines.~~

~~1 line → 1/2 mux~~

~~8 lines → 4 mux.~~

~~4 lines → 2 mux~~

~~2 lines → 1 mux~~

~~1 line → 1/2 mux~~

~~[Pg 36 [RENCAPY] (Diag)]~~

~~mx1 mux using nx1 mux~~

imp

$K = \log_2 m$: (no. of inputs)

$D = \sum_{k=1}^m \binom{m}{n_k}$ (no. of outputs)

~~32x1 from 4x1 → 8x1 mux using 4 lines~~

imp

$$K = \lceil \log_2 32 \rceil = 5$$

$$D = 3^2 + 4^2 + 3^2 + 3^2 = 11$$

$$4 \quad 4^2 \quad 4^3$$

2) MULTIPLEXER [One to Many]




$$\begin{aligned} & 1 \times 4 \\ & \text{O}_0 \\ & \text{O}_1 \\ & \text{O}_2 \\ & \text{O}_3 \end{aligned}$$

where $n = \text{No of SL}$



$$\begin{aligned} & 1 \times 2^n \\ & \text{O}_0 = S_1 S_0 I \\ & \text{O}_1 = S_1 S_0 T \end{aligned}$$

an AND Gate



$$\begin{aligned} & S_1 \quad S_0 \\ & \text{O}_0 = S_1 S_0 I \\ & \text{O}_1 = S_1 S_0 T \\ & \text{O}_2 = S_1 S_0 T \\ & \text{O}_3 = S_1 S_0 T \end{aligned}$$

an AND Gate

~~SL selection of output remains OR gate from mux. All 4P combination of lines IP.~~

S ₁	S ₀	O ₀	O ₁
0	0	0	0
0	1	0	1
1	0	1	0
1	1	1	1

classmate

~~SL selection of output remains OR gate from mux. All 4P combination of lines IP.~~

A	B	O ₀	O ₁
0	0	0	0
0	1	0	1
1	0	1	0
1	1	1	1

~~MUX Demux Equivalence~~

~~→ No 20P lines will share I at the same time in the case of demux.~~

~~MUX → Select 4P line
Demux → Selects 4P line~~

- active low decoder = active high OR = SOP
 with NAND
 active low decoder = POS

Date - 14
 Page - 14

with AND

3) * DECODER [n x 2^n Decoder]

- No select lines.



\Rightarrow It can implement functions using max + decoder.

\rightarrow m function of n variables

~~imp~~

- Horizontal lines = 2^n .

- Vertical lines = m

~~imp~~



~~imp~~

- No of wires = $2^n \times m$

~~imp~~

- $2^n \times m$ connections

2^n AND GATES



eq → Pg 175 [Implement any function in canonical SOP using OR] ~~imp~~

eq → Pg 175 [In case of active low decoder all min terms with a var. will be ORed]

eq → Pg 177, Pg 179 [Active high to active low func] ~~imp~~

[Active high & low decoder] (Imp)

* Decoder connects 1 code to another.

[BCD → excess 3 str]

* ROM Implementation using Decoder



A —
B —

\rightarrow ~~imp~~

eq: 6x64 using 4x16.
 $K = \lceil \log_{16} 64 \rceil = \lceil \frac{64}{16} \rceil = 2$ words

$$n_D = \frac{64}{16} + \frac{64}{16} \Rightarrow 5 \text{ decoder}$$

$$\frac{m}{nk}$$

ROM = decoder + Matrix

m function of n variables \rightarrow n x n decoder.

- Horizontal lines = 2^n .

~~imp~~

- Vertical lines = m

~~imp~~

invar: n x 2^n decoder

Date - 15
 Page - 15

classmate

~~Eq~~ → Pg 210 [Address range; expansion; decoder] ↗


~~ROM~~ [Read only Memory]

* ROM [Read only Memory]



4W x 8bits → Size of ROM

* Increasing of words (Address)




* Increasing of wordsize (bits)

just remove the NOT Gate.

Pg 216 [Address range] ↗

(4) * ENCODERS [2^n x n]



imp

Decoder - Select one of the 4 P lines
Encoder: Select one of the 4 P lines


→ Convert 1 No. System to another

→ Non Priority encoder doesn't support

Simultaneous ip activation.

imp

* Priority Encoders → simultaneous ip octivation.
- used in interrupt handling. (imp)



∴ I₃ > I₂ > I₁ > I₀ [Priority]

* HAZARDS → Temporary (transient) delays

→ Permanent → SC


* Check whether load is working:
Single bit analysis.



→ make of p dependent on that path.

G ADDERS

(4) * HALF ADDER : used to add 2 bits.



$$S = X \oplus Y, C = X \cdot Y$$

Full ADDER: Add 3 bits.

Gated
bus

propagation path

X	Y	Z	S	C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


$$S = X \oplus Y \oplus Z$$

$$C = XY + YZ + ZX$$


$$(X \oplus Y)Z + XYZ$$

IMP

* $DFA = FA$



(5) * RIPPLE CARRY ADDER

Time = $O(n)$ 

→ carry ripple through the FAs

Drawback: Takes lot of time

$$\text{Time} \rightarrow n \text{ FAs} \therefore T = n \times T_{FA}$$

* Carry Lookahead Adder

IMP

$$K = \text{FAN IN of AND Gate}$$

(6) * Hybrid Adder

- Mix of both (CLA & RCA)



$$8 \text{ bit Hybrid} = 2 \text{ 4 bit CLA}$$

Adder

Address

Address

(6) * Serial Adder [mode of operation]

- Using 1 FA, we add 2 nos using shift registers.

Slow compared to all other adder but efficient.


X

X	Y	Z	S	C
0	0	0	0	0
0	0	1	0	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$(X \oplus Y)Z + X(Y)$	$S = X \oplus Y \oplus Z$
$G_1 = A_1 B_1$	$P_1 = A_1 \oplus B_1$
$G_2 = C_0 P_0 + G_0$	$C_0 = C_0 P_0 + G_0$
$G_3 = C_0 P_0 P_1 + G_0 P_1 + G_1$	$C_1 = C_0 P_0 P_1 + G_0 P_1 + G_1 P_2 + G_2$
$G_4 = C_0 P_0 P_1 P_2 + G_0 P_1 P_2 P_3 + G_3$	$C_2 = C_0 P_0 P_1 P_2 + G_0 P_1 P_2 P_3 + G_1 P_2 P_3 + G_2 P_3$


imp

$$* \boxed{AHA = FA}$$



Time = $\Theta(n)$

(5) * Ripple Carry Adder



→ carry ripple through the FAs

Drawback: Takes lot of time

$$\boxed{T = n \times T_{FA}}$$

Carry Lookahead Adder

$$\boxed{T = O(\log n)}$$

$$K = \text{FAN IN of AND Gate}$$

Generator part → propagational path

Imp

$$G_i = A_i B_i$$

$$P_i = A_i \oplus B_i$$

carry terms depend entirely on $i|P$, not on other carry. Drawback: complex & costly but faster.


- No rippling effect.

→ $P_0, S_0 \neq \text{rippling}$

$$\Theta = \log_2 n$$

(6) * Hybrid Adder

- Mix of batch CLA & RCA



$$\boxed{8 \text{ bit Hybrid} = 2 \text{ 4 bit CLA Address Address}}$$

(6) * Serial Adder (made of 0 multiplexers)

- Using 1 FA, we add 2 nos using Shift registers

Slow compared to all adder but cheapest.

* COMPARATORS

(i) 2 bit comparator : compare 2 bits
unigned no.s [A₁A₂A₁], B₁B₂B₁

2 bit comparator = 2²⁻² Venn

$$\chi_1 = A_1 \oplus B_1, \chi_2 = A_2 \oplus B_2$$

3 case : equal, greater, less

[A₁A₂A₁] [B₁B₂B₁]

(ii) 3 bit comparator : 2³⁻³ = 2⁶ = 64V

$\chi_1 = A_1 \oplus B_1, \chi_2 = A_2 \oplus B_2, \chi_3 = A_3 \oplus B_3$

$\rightarrow K = B : \chi_1 \chi_2 \chi_3 = 1$ [A₃A₂A₁].

$$\begin{aligned} \rightarrow A > B : A_3 \bar{B}_3 + \chi_3 A_2 \bar{B}_2 + \chi_2 A_1 \bar{B}_1 \\ \equiv & 1 \end{aligned}$$

$$\rightarrow A < B : A_3 B_3 + \chi_3 \bar{A}_2 B_2 + \chi_2 \bar{A}_1 B_1$$

$$\equiv \chi_3 \bar{A}_2 B_2 + \chi_2 \bar{A}_1 B_1$$

for n bit comparator: (n bits)

Total combinations = 2²ⁿ.


A = B : 2ⁿ combinations (imp)

A < B : 2²ⁿ - 2ⁿ combinations

A > B : 2²ⁿ - 2ⁿ combinations

~~2ⁿ - 2ⁿ combinations~~

④ SEQUENTIAL CIRCUITS



- depends on ip & previous state also.
involves feedback.

smallest memory element → flip flop (1bit)
[a state : multi-state vibrators]

bitable multivibrator


State vibrator

* Latch used to build a FF.

(a) SR-FIOPFLAP

$$Q_{n+1} = f(S, R, Q_n)$$

next state.



Characteristic Table

Excitation Table

S	R	Q _n	Q _{n+1}
0	0	0	0
0	1	0	1
1	0	1	0
1	1	0	1

(Q_{n+1})
(S, R)

S	R	Q _n	Q _{n+1}
0	0	0	0
0	1	0	1
1	0	1	0
1	1	0	1

(Q_{n+1})
(S, R)



$$Q_{n+1} = S + \bar{R}Q_n$$

Will to correct when prop delay



jmp

[Call to Jdelay]


$$G_{n+1} = D$$



(4) D-FlipFlop



$$Q_{n+1} = T \oplus Q_n$$



From Excitation Table . State delay .



Date 25 Page 25

Will to correct when prop delay

jmp

[Call to Jdelay]

$$G_{n+1} = D$$




(5) JK FlipFlop (dualized form $J = K = 1$)


jmp

[Call to Jdelay]

$$Pg 267 / Pg 269 [Call to Jdelay]$$



-ve level



+ve level

1) The delay triggered FE activation leads to flip flop delay during T1 edge
2) The delay triggered FE activation leads to flip flop delay during T1 edge

From Excitation Table . Function Table . VEM

From Excitation Table . Function Table . VEM

- Always derive Funct table from characteristic of state disp from excitation table.

From Funct Table

Pg 278 ↗ From Funct Table

* Flip Flop Conversion

- Get the char table of the target FF.
- Replace next state using excitation of the given FF.

Pg 284 ↗

IMP

* Max Value of Binary no. when converted to base 10:

$$111 \rightarrow 2^3 - 1 = 7$$

$$\text{Max} = b^n - 1$$

in decimal

Pg 310 ↗

IMP

* 10 digit → base 4, how many digits reqd in base 2:

$$2^n - 1 \geq 4^{10} - 1 \therefore n \geq 10 \log_2 4$$

Pg 310 ↗ $(123)_5 = (x814)_2$ ↗

* Number System

- Raw unipolar numbers.
- Base $n = n$ digits
- All digits must be written on base.
- Any digit = single symbol

* Base can never be negative

$$(abc)_k = (ak^2 + bk + c)_{10}$$

* Complementary Number System

- We can do subtr. with additn circuit.
- diminished radix comp = $\overline{k} = (b-n-1)_{10}$

$$\text{radix comp} = \overline{n} = b^n - n$$

$$AS = [E' - 8, E] \text{ (more R)}$$

$$IS = [E, E - 1]$$

$$SM = [E - 4, E]$$

$$\text{Rough of } AS = -(E - 8) - (E - 1) - 1$$

$$\text{Rough of } IS = -(E - 1) - (E - 4)$$

$$\text{Rough of } SM = -(E - 4) + 1$$

$$AS = [W_1, W_2]$$

$$IS = [W_3, W_4]$$

$$SM = [W_5, W_6]$$

$$\text{Rough of } AS = -(W_1 - 8) - (W_1 - 1) - 1$$

$$\text{Rough of } IS = -(W_1 - 1) - (W_1 - 4)$$

$$\text{Rough of } SM = -(W_1 - 4) + 1$$

$$AS = [W_2, W_3]$$

$$IS = [W_4, W_5]$$

$$SM = [W_6, W_7]$$

LESSON 26
Date: 26/12/2023

AS sample \leftarrow AS comp. \leftarrow IS comp. \leftarrow IS sample \leftarrow Summing up no.s \leftarrow Boundary No. \leftarrow VIM

AS sample \leftarrow IS sample \leftarrow Summing up no.s \leftarrow Boundary No. \leftarrow VIM

AS sample \leftarrow IS sample \leftarrow Summing up no.s \leftarrow Boundary No. \leftarrow VIM

AS sample \leftarrow IS sample \leftarrow Summing up no.s \leftarrow Boundary No. \leftarrow VIM

AS sample \leftarrow IS sample \leftarrow Summing up no.s \leftarrow Boundary No. \leftarrow VIM

AS sample \leftarrow IS sample \leftarrow Summing up no.s \leftarrow Boundary No. \leftarrow VIM

AS sample \leftarrow IS sample \leftarrow Summing up no.s \leftarrow Boundary No. \leftarrow VIM

AS sample \leftarrow IS sample \leftarrow Summing up no.s \leftarrow Boundary No. \leftarrow VIM

AS sample \leftarrow IS sample \leftarrow Summing up no.s \leftarrow Boundary No. \leftarrow VIM

AS sample \leftarrow IS sample \leftarrow Summing up no.s \leftarrow Boundary No. \leftarrow VIM

AS sample \leftarrow IS sample \leftarrow Summing up no.s \leftarrow Boundary No. \leftarrow VIM

AS sample \leftarrow IS sample \leftarrow Summing up no.s \leftarrow Boundary No. \leftarrow VIM

AS sample \leftarrow IS sample \leftarrow Summing up no.s \leftarrow Boundary No. \leftarrow VIM

AS sample \leftarrow IS sample \leftarrow Summing up no.s \leftarrow Boundary No. \leftarrow VIM

AS sample \leftarrow IS sample \leftarrow Summing up no.s \leftarrow Boundary No. \leftarrow VIM

AS sample \leftarrow IS sample \leftarrow Summing up no.s \leftarrow Boundary No. \leftarrow VIM

AS sample \leftarrow IS sample \leftarrow Summing up no.s \leftarrow Boundary No. \leftarrow VIM

Scanned with CamScanner

Comparing as comp unit:

$b_{101} = 2^{n-1}$: $n = \text{expanding bits}$

Normalisation: Find & separate fraction

One with FP → binary not possible

float for with BN, FP not possible

For same FP, binary no always possible

floating Point Representation

format due $Pq_3 + (0.625)$

(i) Binary ← decimal

$6.625 \leftarrow 6 + 0.625$

$6 + 5/8 \leftarrow [6 + 5/8]$

floating Point conversion

4 + 7bit fraction \leftarrow digit by digit by shifting

Virus [Hamming]

Extra conversion

1 + 7bit fraction \leftarrow the difference should be off by $(t+1)$

classmate 34

Binary ← 1bit unit

any 2 valid code mult of 1000

difficult 1bit unit, the digit b/w

Extra Diffration

$B_1 = G_4 \oplus G_3 \oplus G_2 \oplus G_1$
$B_2 = G_4 \oplus G_3 \oplus G_2$
$B_3 = G_4 \oplus G_3$
$B_4 = G_4$

$B_1 \oplus 0 = (B_4 B_3 B_2 B_1)$

$1010 = (G_4 G_3 G_2 G_1)$

(ii) Binary → Binary (GB)

$q_1 = b_2 \oplus b_1$
$q_2 = b_3 \oplus b_2$
$q_3 = b_4 \oplus b_3$
$q_4 = b_4$


$1010 (GB) = 10 (b_4 b_3 b_2 b_1)$

(iii) Binary → Gray (BG)



Gray code takes less bits than BCD

PGAT [Row copy]




classmate 30



Mod 4 Tahanan Counter (+ count strobe)




CLASSMATE 35



CLASSMATE 34


Count no. of clock
[Count no. of clock]
Shift register
[Shift register]
Mod 4
Strobe

* Application of FF



$$\therefore \text{Mod } n \text{ up counter} = \log_2 n \text{ FFs}$$

Strobe
Counting



Up or FF \rightarrow data to another FF
I Jipple word.
8 counting steps.

Syncronous Counter
Syncronous counter \rightarrow T flip-flop
Syncronous counter \rightarrow a up or down
Syncronous counter \rightarrow Count

Count no. of clock
[Count no. of clock]
Mod 4
Strobe

Note: If it contains all pos states in counting loop

Set initial state of initial state
Set starting position for initial count
Set starting & ending state

for synchronous circuit

$$T = I + T_{\text{out}}$$

Output state?
8 stages

(TFF for MSB, XY for LSB)

$$T = I + G$$

wiring T flip-flops

PG 18-19 [Daisy chain around counter]
Execution column

Page 36
classmate

$\Rightarrow 2^7 \times 2^{-5} = 2^{-45}$
 $\Rightarrow 2^7 [1.1001001 \dots 1 - 1.1001001]$
 $D_{11} = (1.1001001 \dots 1 \times 2^7) - (1.1001001 \times 2^7)$
 $S \quad E(11) \quad M(52)$
 $Net = 0 \quad 7+1023 \quad 1001001 \dots$
 $S \quad E(11) \quad M(52)$
 $0 \quad 7+1023 \quad 1001001$
 Imp
 $Q01 \rightarrow (1.1001001)^2 \times 2^7$
 Propagation delay
 $D_{11}/b/w 301 \& \text{next longer delay}$
 $A_1, \text{clock pulse} \downarrow, F_{out} \uparrow$
 Imp
~~Output freq = Input Frequency~~
~~After a clock pulse (if initial state = 0)~~
~~Mod volume of counter = 2ⁿ~~
 $T = n \times T_{FF}$
 $10 \times 10^{-9} = 10 \times T_{FF}$
 $T_{FF} = 1ns$
~~at 1MHz~~
~~counter skip a count which is loaded~~
~~in each FF, when a 10-bit ripple~~
~~the min. delay of propagation delay~~
~~is minimum form~~
 $Q111 \quad Q010 \quad 1110 \quad Q101 \quad 1111 \quad T$
 $Q111 \quad Q010 \quad 1110 \quad Q101 \quad 0000$
 Imp
 43
 $Page 43$
 $Assessment$

$P = (A + \bar{B}E\bar{F})$: A sample from
 $Q010 \quad Q111 \quad Q010 \quad 1110 \quad Q101$
 Imp
 $Q0 - 100 + 10 - 1$
 $Q1 = -1$
 $Q2 = +1$
 $Q3 = 0$
 $1110001 \quad 1 \quad 0$
 Imp
 $(-2^9) \text{ in standard form (Booth's rule)}$
 $Q_n = T = Q + Q_1, \quad Q_{n-1} = T = Q_1 + Q_2, \quad \dots$
 $Q_n \text{ (initial)} \quad \text{Start doing}$

 $TEST-3 (2019)$
 $A14 (Imp)$
 Imp
 $M_{min} \text{ decimal equivalent of } (1AC)_X$
 $\Rightarrow 12 + 12A + 12 \quad n < c = 13.$
 $\Rightarrow 13 + 13A + 13 = 311$
 $TEST-1 (2019)$
 $Page 42$
 $Date _____$
 $Assessment$

\rightarrow All [Binary to Gray Code
counter using 8 bit shift
register]

$$Y = Q_2 \oplus Q_1 \oplus Q_0 \quad (\text{imp})$$

$\text{CLK} \rightarrow FF_0$

$I = Q_0 \rightarrow FF_1$

CLK

$I = Q_1 \rightarrow FF_2$

Q_0, Q_1, Q_2

comparing ($Q_0 = Q_1 = 1$)

$$Q_{1N} = \overline{Q}_0 \quad (\text{imp})$$

$$Q_{2N} = \overline{Q}_2 \quad (Q_0 = Q_1)$$

$\rightarrow Q_1, Q_2$

* Lockout State: Counter will enter
when the counting states (when after
a valid clock pulse) \leftarrow

* Multi Test

* (135)_b, (000)_b. \rightarrow imp

Find 6s complement. mistake

$$\Rightarrow \begin{array}{r} 555 \\ -135 \\ \hline 420 \end{array}$$

6s comp.

$$+1 \\ \hline 421 \leftarrow 6s comp.$$

* Half Subtractor is used to count.
Half Subtractor: $AHS = FS$

$$DHS = Y \oplus H \oplus Z$$

$$\text{Borrow} = \overline{H} \oplus Y \oplus Z$$

FULL SUBTRACTOR

$$\text{Sum} = Y \oplus H \oplus Z$$

$$\text{Carry} = Y(H \oplus Z) + HZ$$

\rightarrow Q2 [Full-Subtracter]

Implementation of Synchronous
counter using D flipflops &
MUX \leftarrow

* D [Up/Down] \rightarrow imp

* $P_n, C_n, CLK, J, K, Q, \bar{Q}$

0	0	X	X	X	1	1
0	1	X	X	X	0	1
1	0	X	X	X	0	0
1	1	X	X	X	0	0
1	1	X	X	X	0	0

P_n	C_n	CLK	J	K	Q	\bar{Q}
0	1	X	X	X	1	1
1	0	X	X	X	0	1
0	1	X	X	X	0	0
1	1	X	X	X	0	0

Vimp

 [full over wa]
 (hor pair 10 & value)

[PLA for each pair]

* Asynchronous counter with just

SWAP

eq	ABC	AN BN CN	$\overline{CN} = \overline{B}$
	000	1 0 0	1
	001	0 1 0	1
	010	1 1 0	1
	011	0 0 1	1
	100	1 0 1	1
	101	0 1 1	1
	110	0 0 0	1
	111	0 0 0	1

$$AN = \overline{A}, \quad A: 1 \rightarrow 0, \quad B: 1 \rightarrow 0$$

$$BN = \overline{B}, \quad A: 1 \rightarrow 0, \quad B: 1 \rightarrow 0$$

$$CN = \overline{C}, \quad B: 1 \rightarrow 0$$

Mod 6 counter

C1=1

→ [15 × carry + sum]

(imp)

$$\text{Carry} = AB + BC + CA$$

AND + OR = 25

$$\text{Sum} = 20$$

$$15 \times 25 + 20 = 395 \text{ ns}$$

* In Booth's ALGO:
 (-1101) × (-1113)
 (imp)
 ↓
 multiplied multiplier

⇒ worded multiplier?

⇒ as comp of 113 i.e. -113 = 10001111



$$-100 + 1000 - 1$$

$$[100 + 1000 - 1] \cdot \text{Ans}$$

Carry Type
 * Max no. of borrow/exp that can
 set be formed for the function:
 $f(\bar{x}, y, \frac{z}{2}) = f(x, y, z) \rightarrow 2^{n-1}$

$$4 \quad x^2 y^2 = \bar{x} \bar{y} \bar{z} \quad : (0,5);$$

Similarly, (0,5), (1,4), (2,7), (3,6).

Are mutually exclusive.

Swap 1 in each pair. ∴ 24 = 16 ways.

 i.e. $2^4 = 1, 2, 3, \dots, 7 = 2^8 = 256$.

[PLA for each sum]

16 bit ripple carry adder using 16 FA.

XOR = 20ns, AND = 15ns, OR = 10ns.

want carry delay?

Ripple carry adder

→ [full over wa]

(hor pair 10 & value)