ECE 528

Final Project Report

Shivam Kundan Anup Kumar Biswas

Design Description

The aim of this project was to design a simple 32-bit, 5-pipeline-stage MIPS CPU which can execute basic arithmetic and logical instructions. The design is implemented on a Basys-3 Board with Artix-7 FPGA.




Fig 1: Basic Representation of CPU

The top-level design consists of five modules, corresponding to each stage of a 5-stage MIPS pipeline – IF, ID, EX, MEM, and WB.

1. Instruction Fetch Module

```
module IF_top(input clk,
2.
                  input en,
3.
                  input reset,
4.
                  output [31:0] IF_out
5.
        );
6.
7.
        wire [5:0] PC out;
8.
        PC PC0 (clk,reset,en,PC_out);
9.
        wire [31:0] instruction;
10.
        Instruction_Memory_BROM Instruction_Memory(PC_out,clk,instruction);
11.
12.
        Pipeline_Reg_Template IF_ID(clk,reset,instruction,IF_out);
13.
14.
15. endmodule
```




Fig 2: IF Top Module

i. Program Counter

```
1.
   module PC(
        input clk,
2.
        input reset,
3.
4.
        input en,
5.
        output reg[6:0] PC_out); //Because we need 0 to 63
6.
        always @(posedge clk) begin
7.
8.
           if(reset)
9.
                PC_out=63;
10.
           else begin
11.
                 if(en) begin
                     if (PC_out==63)
12.
13.
                          PC_out=0;
14.
                     else
15.
                          PC_out = PC_out + 1;
16.
                 end
17.
                 else
```

```
18. PC_out=PC_out;
19. end
20. end
21. endmodule
```

ii. Instruction Memory (Block ROM IP)




Fig 3: IP Block Memory Design

iii. IF/ID Pipeline Register

```
    module Pipeline_Reg_Template(

2.
        input clk,
3.
        input reset,
4.
        input [31:0] data_in,
5.
        output reg [31:0] data_out
6.
7.
8.
        always@(posedge clk) begin
9.
        if (reset)
10.
            data_out=0;
11.
        else
12.
                data_out=data_in;
13.
        end
14.
15. endmodule
```

2. Decode Module




Fig 4: Decode Top Module

i. Control Module

```
1.
    //MIPS decoder circuit plus ID EX pipeline register
2.
3.
    module ID_top(input clk,
4.
                 input reset,
5.
                 input [31:0] ID_in,
6.
                 input [31:0] WriteBackData,
7.
                 output [102:0] ID_out
8.
        );
9.
10.
11.
        //Internal connections
12.
        wire MemRead, MemtoReg, MemWrite, RegDst, ALUSrc, RegWrite;
13.
        wire [1:0] ALUOp;
        wire [3:0] ALUctlOUT;
14.
15.
        wire [4:0] WriteRegister;
        wire [31:0] ReadData1, ReadData2, RegsWriteData, SignEOut, DataMemRead, R
16.
    egFile_Out;
17.
        wire [7:0] PCOutWire;
18.
        reg en;
19.
20.
        //Instantiate Control Unit
21.
        Control Control_0(ID_in[31:26],
22.
                      ALUOp,
23.
                      MemRead,
24.
                      MemWrite,
25.
                      MemtoReg,
26.
                      RegDst,
27.
                      RegWrite,
28.
                      ALUSrc
29.
                      );
30.
31.
        //Instantiate Register File
32.
        RegFile RegFile_0(clk,
33.
                 RegWrite,
34.
                 ID_in[25:21],
35.
                 ID in[20:16],
36.
                WriteRegister,
37.
                WriteBackData,
```

```
38.
                ReadData1,
39.
                ReadData2
40.
                );
41.
        //Instantiate ALU Control
42.
43.
        ALUControl ALU_Control_0(ID_in[5:0],
44.
                              ALUOp,
45.
                              ALUct10UT
46.
                              );
47.
        //Instantiate Sign Extend Module
48.
        SignExtend SignExtend_0(ID_in[15:0],
49.
                                 SignEOut
50.
51.
        //Instantiate mux0
52.
        MUX2to1_5bit Mux_0(ID_in[20:16],
53.
                               ID_in[15:11],
54.
                               WriteRegister,
55.
                               RegDst
56.
                               );
57.
58.
        //Instantiate mux1
59.
        MUX2to1_32bit Mux_1(ReadData2,
60.
                            SignEOut,
61.
                            RegFile Out,
62.
                            ALUSrc
63.
                            );
64.
65.
        //Assign output values
66.
        wire [102:0] dout temp;
67.
        assign dout_temp[102]=MemRead;
68.
        assign dout_temp[101]=MemtoReg;
69.
        assign dout_temp[100]=MemWrite;
70.
        assign dout_temp[99:68]=ReadData1;
71.
        assign dout_temp[67:36]=RegFile_Out;
72.
        assign dout_temp[35:4]=ReadData2;
73.
        assign dout_temp[3:0]=ALUctlOUT;
74.
75.
        //Instantiate ID_EX pipeline register
76.
        ID_EX ID_EX0(clk,reset,dout_temp,ID_out);
77.
78. endmodule
```




Fig 5: Control Signals Module

ii. Register File (32-bit*32-bit)

```
1. /*This module implements a 32x32-bit MIPS register file.*/
2.
3.
   module RegFile(input CLK,
4.
                        input RegWrite,
5.
                        input [4:0] ReadRegister1,
6.
                        input [4:0] ReadRegister2,
7.
                        input [4:0] WriteRegister,
8.
                        input [31:0] WriteData,
9.
                        output [31:0] ReadData1,
10.
                        output [31:0]ReadData2
11.
12. reg [31:0] Regist [31:0]; //Internal rgisters
13. integer i;
                                     //Used for initializing
14.
15. //All registers contain 0 initially (Only for Simulation)
16. initial
17.
        begin
18.
            for(i = 0; i < 32; i = i + 1)
19.
                Regist[i] = 32'b0;
20.
        end
21.
22. always @(posedge CLK)
        if (RegWrite) Regist[WriteRegister] = WriteData;
                                                                          //Write
     operation
24.
        assign ReadData1 = ReadRegister1 ? Regist[ReadRegister1]:0; //Read oper
25.
        assign ReadData2 = ReadRegister2 ? Regist[ReadRegister2]:0; //Read oper
    ation
26.
27. endmodule
```

iii. ALU Control Module

```
    /*This file implements a MIPS ALU control module.*/

2.
3. module ALUControl(input wire [5:0] FUNCT,
4.
                            input wire [1:0] OPCODE,
5.
                            output reg [3:0] CTLOUT
6.
7. reg [3:0] Function;
8.
9. always @(*)
10. begin
11.
            Function=0;
12.
            case(FUNCT[3:0])
                4'b0000: Function = 4'b0010;
13.
                                                 //Add
14.
                4'b0010: Function = 4'b0110;
                                                 //Sub
                                                 //And
15.
                4'b0100: Function = 4'b0000;
                                                 //0r
16.
                4'b0101: Function = 4'b0001;
17.
                                                 //Nand
                4'b0110: Function = 4'b1101;
                                                 //Nor
18.
                4'b0111: Function = 4'b1100;
19.
                4'b1010: Function = 4'b0111;
                                                 //slt
                default: Function = 4'b0000;
20.
21.
            endcase
```

```
22. end
23.
24. always@(*)
25.
        begin
26.
            case(OPCODE)
27.
                4'b0000: CTLOUT = 4'b0010;//Add
28.
                4'b0010: CTLOUT = Function;
29.
                default: CTLOUT = 0;
30.
            endcase
31.
        end
32. endmodule
```




Fig 6: ALU Control Module

iv. Sign Extend Module

```
    module SignExtend(input [15:0] a,
    output [31:0] result);
    assign result = {{16{a[15]}}, {a[15:0]}};
    endmodule
```

v. 2-to-1 Multiplexer (5-bit)

```
    module MUX2to1_5bit(D0, D1, OUT, SEL);
    input [4:0] D0, D1;
    input SEL;
    output [4:0] OUT;
    assign OUT = (SEL == 0) ? D0:D1;
    endmodule
```

vi. 2-to-1 Multiplexer (32-bit)

```
1. module MUX2to1_32bit(D0, D1, OUT, SEL);
2. input [31:0] D0, D1;
```

```
3. input SEL;
4. output [31:0] OUT;
5. assign OUT = (SEL == 0) ? D0:D1;
6. endmodule
```

vii. ID/EX Pipeline Register

```
    module ID_EX(

2. input clk,
3.
       input reset,
4.
       input [102:0] data_in,
5.
       output reg [102:0] data_out
6.
7.
8.
       always@(posedge clk) begin
9.
       if (reset)
10.
           data_out=0;
       else
11.
12.
           data_out=data_in;
13.
       end
14.
15. endmodule
```

3. Execute Module




Fig 7: Execute Top Module

i. ALU

```
/*This module implements an ALU.*/
3.
    module ALU(input [3:0] CTL,
4.
                   input [31:0] A,
5.
                   input [31:0] B,
6.
                   output reg [31:0] OUT
7.
                   );
8.
9.
        always @(*)
10.
11.
             begin
12.
                 case(CTL)
                     4'b0000: OUT = A & B;
                                                        //And
13.
14.
                     4'b0001: OUT = A \mid B;
                                                        //0r
15.
                     4'b0010: OUT = A + B;
                                                        //Add
                     4'b0110: OUT = A - B;
16.
                                                        //sub
                     4'b0111: OUT = (A < B) ? 1:0;
                                                         //Set less than
17.
                     4'b1100: OUT = \sim (A \mid B);
18.
                                                        //Nor
19.
                     4'b1101: OUT = \sim (A \& B);
                                                        //Nand
                     default: OUT = 0;
20.
21.
                 endcase
22.
             end
23. endmodule
```




Fig 8: ALU Schematic

ii. EX/MEM Pipeline Register

```
    module EX_M(

2.
        input clk,
3.
        input reset,
        input [99:0] data_in,
4.
5.
        output reg [99:0] data_out
6.
7.
8.
        always@(posedge clk) begin
9.
        if (reset)
10.
            data_out=0;
11.
        else
12.
            data_out=data_in;
13.
        end
14.
15. endmodule
```

4. Memory Access Module




Fig 9: Memory Top Module

i. Data Memory (256 addresses, 32-bits each)

```
/*This file implements a MIPS data file.*/
2.
   module DataMemory(input wire CLK,
3.
                             input wire [5:0] Address,
4.
5.
                             input wire rd,
6.
                             input wire wr,
                             input wire [31:0] WriteData,
7.
8.
                             output wire [31:0] ReadData
9.
10. reg [31:0] Mem [63:0]; //Internal registers
11. integer i;
        always @(posedge CLK)
12.
13.
            begin
14.
                if(wr)
15.
                     begin
16.
                         Mem[Address] = WriteData;
17.
                     end
18.
            end
19.
20.
        assign ReadData = wr ? WriteData: Mem[Address][5:0];
21.
22. endmodule
```

ii. MEM/WB Pipeline Register

```
    module MEM_WB(
    input clk,
    input reset,
    input [64:0] data_in,
    output reg [64:0] data_out
    );
    always@(posedge clk) begin
```

```
9. if (reset)
10. data_out=0;
11. else
12. data_out=data_in;
13. end
14.
15. endmodule
```

5. Write Back Module




Fig 10: Write Back Module

User Constraints

```
1. ## Clock signal
2. #set property PACKAGE PIN W5 [get ports clk]
3. #set_property IOSTANDARD LVCMOS33 [get_ports clk]
4. #create_clock -add -name sys_clk_pin -period 10000000000.00 -
waveform {0 500000000} [get_ports clk]
5.
6. ## Switches
set_property PACKAGE_PIN V17 [get_ports clk]
                                                                 #Temporary clock
8. set_property IOSTANDARD LVCMOS33 [get_ports clk]
9. set_property PACKAGE_PIN T1 [get_ports en]
10. set_property IOSTANDARD LVCMOS33 [get_ports en]
11. set_property PACKAGE_PIN R2 [get_ports reset]
12. set_property IOSTANDARD LVCMOS33 [get_ports reset]
13.
14. ## LEDs
15. set_property PACKAGE_PIN V19 [get_ports dout[0]]
16. set_property IOSTANDARD LVCMOS33 [get_ports dout[0]]
17. set_property PACKAGE_PIN W18 [get_ports dout[1]]
18. set_property IOSTANDARD LVCMOS33 [get_ports dout[1]]
19. set_property PACKAGE_PIN U15 [get_ports dout[2]]
20. set_property IOSTANDARD LVCMOS33 [get_ports dout[2]]
21. set_property PACKAGE_PIN U14 [get_ports dout[3]]
22. set_property IOSTANDARD LVCMOS33 [get_ports dout[3]]
23. set_property PACKAGE_PIN V14 [get_ports dout[4]]
24. set_property IOSTANDARD LVCMOS33 [get_ports dout[4]]
25. set_property PACKAGE_PIN V13 [get_ports dout[5]]
26. set_property IOSTANDARD LVCMOS33 [get_ports dout[5]]
27. set_property PACKAGE_PIN V3 [get_ports dout[6]]
28. set_property IOSTANDARD LVCMOS33 [get_ports dout[6]]
29. set_property PACKAGE_PIN W3 [get_ports dout[7]]
30. set_property IOSTANDARD LVCMOS33 [get_ports dout[7]]
```

Coefficient File

- memory initialization radix=2;

Utilization Report

