Prevent this user from interacting with your repositories and sending you notifications.
Learn more about blocking users.
You must be logged in to block users.
Contact GitHub support about this user’s behavior.
Learn more about reporting abuse.
I am Shivam Potdar!
and I have a website 😄
WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.
The OpenPiton Platform
Forked from stevehoover/warp-v
Interface gas sensor module with the Firebird robot
Interfacing Bluetooth module HC-05 with Firebird Robot
Forked from stevehoover/tlv_flow_lib
Generic transaction flow components (like FIFOs, arbitors, and stall pipelines) for Transaction-Level Verilog
Seeing something unexpected? Take a look at the
GitHub profile guide.