## Digital

# System Design Lab Report - 3

By Anshuman Mishra



Roll No: 194110

**ECE 2nd Year** 

Section: A

Software: Xilinx Vivado Version 2020.2

2.a) 16:1 MUX using 4:1 MUX

Assolution Mishon 199110


ECE section. A

DSD, Lab Report -3

Aim: To dwelop- attructural verilog model for 18:1 MUX every 4:1 MUX

Software und: Vivado

Thung: Muxies a combinational cht. Hold has max. 2 nd data inputs where n is the number of reliction lines. A typical example being 4:1 Mux. The higher order multiplexers. can be designed using lower order mux's. for instance 46:1 using 4:1 us intotal sequire SMUX. 4 Mux earn input purpose whilst I Mux for outputs.



Application - Dato Ruses, memory, ALU, Communication System

Code:

module mux41 (input spejinput [3:0] X, output Y);

avign . Y = (~sof ~SI & x[0]) | (~so & sI & x[1]) | (so & ~sI & x[1]) |

(so & sI & X[2]);

endomodule

module muxies (input [3:0]s, input [15:0]x, ordered Y);


ma (2[0], 2[1], x[13:0], Z[0]),


ma (2[0], 2[1], x[11:0], Z[1]),

ma (2[0], 2[1], x[11:0], Z[2]),


```
Anshuman Mibha
                                                Section A
194110
         mux41 ms (s[2], s[3], ZP);
   undmodule
  Text banch
       module 16;
           reg [15: 0] D; rig[3:0] s;
            wire Y:
           MUXIC-1 M( D, S, Y); MUXIC-1 M(.D(D), X(S), Y(Y));
           initial begin.
                D= 16'60000111111000011;
                 S = 4'6 0000;
                 #10 S=4'60100;
                 # 10 S= 4'6 1000;
                 # 10 S= 4'b (001;
                 # 105= 4'6 0110;
                # 105 = 91611111;
           end
      ordonodule )
                                                     12
   Result: Touth Table for 16:1 HOX >)
                                                               X(0)
                                                          0
                                                                CITA
                                                                X(27
                                                               x (3)
                                                               x(+)
  Conducion: 0 16: 1 Mex was duegned wing
                                                                (2)x
      4: 1 MUX. following structural
                                                                X [6]
      dug style.
                                                                x (77
                                                                x (87
    . The cool was written in vivodo.
                                                                (6)x
      and was thoroughly Tested against
                                                                 X(10)
      various inputs.
                                                                x (11)
    · RTL schematic was gunes and using
                                                                x [12]
     Virado's tool .
                                                                X (117
                                                                x (1+1
                                                                K (12)
```

#### **RTL Schematic:**





#### Waveform




### b) Ripple Carry Adder


ind module

ErE-2-2 Section A Arkhuman Michae 124110 (6) Aim: To disign 4 bit ripple coary adoler using full adoler inverilage Sattuon: Xilima Vivodo (2020.2). Theory: Fullowldw is the addler which adds three trouds somel produces two outputs ( sum and carry). The three imputs narrely (A)B, Cin i.e. 2 bits to be added and carry from previous stoge, for initial state cin-o). 4 bit Ripple Corry adder: is an odder by cascading 4 full adders such that output of one is input to other. Process of summolines and ciscuit diagram below develop more intuition pr as 601 remember si= ai @ bi @ Cio Ci = A.6+ (00 b) an model FA (input a, b, Cin, output s, cout); arign . s = ain 6 1 Cin, cout = (aft) Hand) (cin); undmodelle j module Ripple Adder (input [3:0]0, b, input cin, output [3:0] S, cout); wite [3:07 cum; EA AI (a[0], b[0], cin, s[min[0], FA 'A1(a[o], b[o], cin, s[o], c[o])> A2( a[1], 6[1], c[0], 5[1], c[1]), A3 (a[2], 6[2], c[1], S[2], c[2]), A+ (a[3], b[2], c[2], s[2], s[3]);


```
ECE - Section A
Anshumon Mintra
199110
 module to;
     neg [3:0] a, b, s, c;
      wire cin= 1'60; // sarry = 0 for initialization
     eipple_Addis (.a(a), .b(b), .cin(cin), .s(s), .c(c));
    initial begin
          a=4'd7; b=4'd5;
          #10 0=4'61; 6=4'69;
         # 10 a= 4'd15; b=4'd7;
         # 10 a=4'do: 6=4'd1;
        # 10 a= 4'd11; b= 4'd11;
         # 10 a= +'d7; b=4'd15;
     end
 endmodule.
Rult: Fruth table for 4 bit ripple comy addes
 Concluion.
  · 4 bit sipple corsy adds was disigned using 4 Full adders. in
   Verilog executival modelling style
 . Cool over thoroughly tuted against various textares and
   RTL schematic was generated
```

#### **RTL Schematic**





#### Waveform:



## c) 8-bit adder using RCA

ECC- SUP . 175 Autuman Michael 79 4110 (0) twiling structural Aim: 8 bit odder cising a bit sipple carry odder modelling style ). Softwood and: XIlma Vivado 20202 Thing: 8 bit addes in an addes that 2 numbers, of 8 bits, and general, sign Carry. It was 2,4 bit sipple cosy adders as subtaiting (which in tern un FA full odder as sub-sub routine). a, a, a, a, 0,0, a, a. - 60 66 bs by by be be be tim (out cout ", S[7:9] 5[3:0] 2-02 34-7 Code: modul. Addur (input [7:0] a, [20] b, input cin, output [7:0] 5, C): \*\* [7:0] 0,b; wire [7:0] s,C; word con- 116 Ripple \_ Addien( a [3:0], 6[3:0], cin, S[3:0], ([3:0])) R2 ( a [7:4], b [7:4], c [3], s [7:4], c [7:4]); axign 3um = {C(7], S(7:0]}. endmodel module to; reg [7:0]0,0; wire [7:0] s,c; wire [8:0] sum; wire (m = 1'60; Ripp Addes A (a, b, con, s, c, sum); initial begin a = 8'd17; b= 8'd(12) #5 a = 8'd70; b = 8'd 52;

Archuman Mahra

Ere sec. A:

#5 a= 8'd 120; b= 8'd 58;

#5 a= 8'd 79; b= 8'd 97;

#5 a= 8'd 61; b= 8'd 31;

#5 a= 8'd 5; b= 8'd 3;

and


#### conclusion:


endomodule

- o B bit topph corry-odder was implemented using 2, 4 bit ripple corry add in (estructural durign style)
- · Code was shoroughly suited against various testcars and RTL schomatic was generated using Vivodo's tool.

MARKET STREET, STREET,

#### RTL Schematic:





#### Waveform:

