

Digital System Design Lab Report - 3

By Anshuman Mishra



Roll No : 194110

ECE 2nd Year

Section : A

Software : Xilinx Vivado Version 2020.2

2.a) 16:1 MUX using 4:1 MUX

Anshuman Mishra
194110


ECE Section: A

DSD Lab Report - 3 (a)

Aim: To develop structural Verilog Model for 16:1 MUX using 4:1 MUX

Software Used: Vivado.

Theory: MUX is a combinational ckt. that has max. 2^n data inputs where n is the number of selection lines. A typical example being 4:1 MUX. The higher order multiplexers can be designed using lower order mux's. for instance 16:1 using 4:1 we would require 5 MUX. 4 MUX serve input purpose whilst 1 MUX for outputs.



Application - Data Buses, memory, ALU, Communication System

Code:

```
module mux4to1 (input s0, input [3:0] X, output Y);
    assign Y = (~s0 & ~s1 & x[0]) | (~s0 & s1 & x[1]) | (s0 & ~s1 & x[2]) | (s0 & s1 & x[3]);
endmodule

module MUX16to1 (input [3:0] S, input [15:0] X, output Y);
    wire [3:0] Z;
    mux4to1 m1 (S[0], S[1], X[3:0], Z[0]);
    mux4to1 m2 (S[0], S[1], X[4:7], Z[1]);
    mux4to1 m3 (S[0], S[1], X[8:11], Z[2]);
    mux4to1 m4 (S[0], S[1], X[12:15], Z[3]);
```

Anshuman Mishra
194110

Section A

```

mux41 ms(S[2], S[3], Z[P]);
endmodule

```

Test bench:

```

module tb;
    reg [15:0] D; reg [3:0] S;
    wire Y;
    MUX16-1 M(D, S, Y); MUX16-1 M(D[0], X[S], Y[Y]);
    initial begin
        D = 16'b000011111000011;
        S = 4'b0000;
        #10 S = 4'b0100;
        #10 S = 4'b1000;
        #10 S = 4'b1001;
        #10 S = 4'b0110;
        #10 S = 4'b1111;
    end
endmodule

```


Result: Truth Table for 16:1 MUX \Rightarrow

Conclusion: • 16:1 Mux was designed using 4:1 MUX, following structural design style.


- The code was written in verilog and was thoroughly tested against various inputs.
- RTL schematic was generated using Verilog's tool.

S ₃	S ₂	S ₁	S ₀	Y
0	0	0	0	X[0]
0	0	0	1	X[1]
0	0	1	0	X[2]
0	0	1	1	X[3]
0	1	0	0	X[4]
0	1	0	1	X[5]
0	1	1	0	X[6]
0	1	1	1	X[7]
1	0	0	0	X[8]
1	0	0	1	X[9]
1	0	1	0	X[10]
1	0	1	1	X[11]
1	1	0	0	X[12]
1	1	0	1	X[13]
1	1	1	0	X[14]
1	1	1	1	X[15]

RTL Schematic:



Waveform



b) Ripple Carry Adder

Anshuman Mishra
194110



ECE - 2-2-Section-A

(b)
Aim: To design 4 bit ripple carry adder using Full adder. in verilog
Software: Xilinx Vivado (2020.2).

Theory:

Full adder is the adder which adds three inputs and produces two outputs (sum and carry). The three inputs namely (A, B, Cin i.e. 2 bits to be added and carry from previous stage, For initial state Cin = 0).

4 bit Ripple Carry adder: is an adder by cascading 4 Full adders such that output of one is input to other. Process of summation and circuit diagram below develop more intuition



remember $S_i = a_i \oplus b_i \oplus C_{in}$
 $C_i = A \cdot B + (A \oplus B)C_{in}$

Code:

```
module FA (input a, b, Cin, output s, cout);
```

```
    assign s = a ^ b ^ Cin;
```

```
    cout = (a & b) | ((a ^ b) & Cin);
```

```
endmodule;
```

```
module Ripple_Adder (input [3:0] a, b, input cin, output [3:0] s, cout);
```

```
    wire [3:0] cum;
```

```
    FA A1(a[0], b[0], cin, s[0], cum[0]);
```

```
    FA A2(a[1], b[1], cum[0], s[1], cum[1]);
```

```
    A3(a[2], b[2], cum[1], s[2], cum[2]);
```

```
    A4(a[3], b[3], cum[2], s[3], cout);
```

```
endmodule
```


Anshuman Mishra
197110

ECE - Section A


```
module tb;
    reg [3:0] a, b, s, c;
    wire cin = 1'b0; // carry = 0 for initialization
    RippleAdderA(.a(a), .b(b), .cin(cin), .s(s), .c(c));
    initial begin
        a = 4'd7; b = 4'd5;
        #10 a = 4'd1; b = 4'd9;
        #10 a = 4'd15; b = 4'd7;
        #10 a = 4'd0; b = 4'd1;
        #10 a = 4'd11; b = 4'd11;
        #10 a = 4'd7; b = 4'd15;
    end
endmodule.
```


Result: ~~Truth table~~ for 4 bit ripple carry adder :
(using 4 FA)

Conclusion:


- 4 bit ripple carry adder was designed using 4 Full adders in Verilog structural modelling style
- Code was thoroughly tested against various test cases and RTL schematic was generated

RTL Schematic





Waveform:



c) 8-bit adder using RCA

Anuragendra Mishra
197110

ECE - Sec A - 17th


(C)

Aim: 8 bit adder using 4 bit ripple carry adder (Verilog structural modelling style).

Software used: Xilinx Vivado 2020.2

Theory:

8 bit adder is an adder that 2 numbers, of 8 bits and generates ~~8~~ carry. It uses 2, 4 bit ripple carry adder as sub-routine (which in turn use FA full adder as sub-sub routine).



Code:

```

module Adder (input [7:0] a, [3:0] b, input cin, output [7:0] S, C);
    output [8:0] sum;
    reg [7:0] a, b; wire [7:0] S, C;
    wire cin = 1'b0;
    Ripple_Adder(a[3:0], b[3:0], cin, S[3:0], C[3:0]);
    R2(a[7:4], b[7:4], C[3], S[7:4], C[7:7]);
    assign sum = {C[7], S[7:0]};

```

endmodule

module tb;

reg [7:0] a, b; wire [7:0] S, C; wire [8:0] sum;

wire cin = 1'b0;

Ripple_Adder A(a, b, cin, S, C, sum);

initial begin

a = 8'd17; b = 8'd12;

#5 a = 8'd70; b = 8'd52;

Anshuman Mishra
ECE Sec. A.

159116

#5 a = 8'd120 ; b = 8'd58;

#5 a = 8'd79 ; b = 8'd97;

#5 a = 8'd61 ; b = 8'd31;


#5 a = 8'd5 ; b = 8'd3;

end
endmodule

Conclusion:

- 8 bit ~~ripple carry~~ adder was implemented using 2, 4 bit ripple carry adders (structural design style)
- Code was thoroughly tested against various test cases and RTL schematic was generated using Vivado's tool.

RTL Schematic:



Waveform:

