Digital

System Design Lab Report - 3

By Anshuman Mishra



Roll No: 194110

ECE 2nd Year

Section: A

Software: Xilinx Vivado Version 2020.2

2.a) 16:1 MUX using 4:1 MUX

Assolution Mishes 199110


ECE section: A

DSD, Lab Report -3

Aim: To dwelop- attructural verilog model for 18:1 MUX eving 4:1 HUX

Software und: Vivado

thung: Muxies a combinational clet stool has max: 2 nd data inputs where n is the number of reliction lines. A typical example being 4:1 Mux. The higher order multiplexers. can be designed using lower order mux's. for instance +6:1 using 4:1 us install sequire 5 Mux. + Mux earn input perpose whilst 1 Mux for outputs.



Application - Data Ruses, memory, ALU, Communication System

Cocle:

module mux41 (input spe, input [3:0] X, output Y);

awign . Y = (~sof ~SI & x[0]) ((~so & sI & x[1]) ((so & ~sI & x[1]))

(so & sI & X[1]);

endomodelle

module muxies (input [3:0]s, input [15:0]x, output Y);

wire [3:0] Z; thux 1 m1 (\$[0],\$[1], x[3:0], \(\frac{7}{2}[0]))

m2 (\$[0],\$[1], \(\frac{7}{2}[0]), \(\frac{7}{2}[0]), \(\frac{7}{2}[0]), \(\frac{7}{2}[0]), \(\frac{7}{2}[0], \(\frac{7}{2}[0], \(\frac{7}{2}[0]), \(\frac{7}{2}[0], \(\frac{7}{2}[0], \(\frac{7}{2}[0]), \(\frac{7}{2}[0], \(\frac{7}[0], \(\frac{7}{2}[0], \(\frac{7}[0], \(\frac{7}[0], \

```
Ansheman Mibhaa
194110

mex41 ms(s[2],s[3],z[]);

endmodule

Textbords:

module 4b;

reg [15:0] D; reg[3:0] S;

wire Y;

MUXIG-1 M(D,S,Y); M

initial begin

D = 16'b 000011111100

S = 4'b 0000;
```

Section A

rig [15:0] D; rig[3:0] s;

wire y;

MUXIG-1 M(D,S,Y); MUXIG-1 M(D(D)), X(S), Y(Y));

initial byin.

D = 16'6000011111100001(;

S = 4'60000;

#10 S = 4'6000;

#10 S = 4'61001;

10 S = 4'61001;

10 S = 4'6010;

10 S = 4'6010;

end another p


Result: Touth Table for 16:1 HOX >

Conclusion: 016:1 Mux was duigned using 4:1 Mux. following structural duign style.


- . The cool was written in vivodo. and was thoroughly tested against various inputs.
- · RTL schematic was gunes and using Virado's tool.

S	3 5-	1 21	02		Y
0	0	0	0		X(0)
0	0	0	1		Cida
0	0	1	0		×(2]
0	0	1	1		x(3)
0	1	0	0		x(+)
0	1 50	0	1	1	(2)×
0	1	1	0		×(c)
o	1 13	1	1		*(1)
		0	0	200	x(8)
3	0	. 0	. 1		x(3)
	1 0		. 0)	X(19)
	1 0		1	1	×(11)
	1	1	0 0	,	X (12)
	1	1	0 1		×(11)
	1	1		0	x (1+1)
		1	•	1	x(12)

RTL Schematic:



Waveform



b) Ripple Carry Adder

Arkhumam Michae

ErE-2-2. Section-A


194110

Aim: To disign 4 bit ripple coory adoler using full adoler inverilog Satteman: XILIMAN Vivodo (2020.2).

Theory:

Fulladder is the adoler which adds three inputs sand produces two outputs (sum and carry). The three inputs narrely (+1 B, Cin i.e. 2 bits to be added and carry from previous stoge, For initial state (in-a).

4 bit Ripple Corry adder: is an odder by cascapling 4 full adders such attact output of one is input to other. Prous of summation and circuit diagram below develop more intuition



23 02 0, d. un b3 b2 b, b6 S3 S2 S1 S6

remember si= ai ⊕ bi ⊕ Cio Ci = A·6 + (a⊕ b)an

code:

module FA (input a, b, Cin, output s, cout);

cout = (aft) Hand) (cin);

undmodelle,

module Ripple Adder (input [3:0] a, b, input cin, output [3:0] s, cout);

wise [3:0] cum;

FA A1 (a[0], b[0], cin, s[mh[0],

FA 'A1(a[0], b[0], cin, s[0], c[0]),

A2(a[1], b[1], c[0], s[1], c[1]),

A3 (a[2], b[2], c[1], s[2], c[2]),

A4(a[3], b[2], c[2], s[2], [2]);

endmodule

```
ECE - section A
Anshuman Mixtra
199110
 module to;
     neg [3:0] a, b, s, c;
     wire an= 1'60; 11 sorry = 0 for initialization.
     eipple_Adds (.a(a), .b(b), .can(cin), .s(s), .c(c));
    initial begin
         a=4d7; b=4'd5;
         #10 a=4'd1; b=4'd9;
         # 10 a= 4'd15; b=4'd7;
         # 10 a=4'do; b=4'd1;
        # 10 a= 4'd11; b= 4'd11;
        # 10 a= +'d7: 6=4'd15;
     end
 endmodule.
```


Runt: Fruth table for 4 bit sipple corry addes


Concluion.

· 4 bit sipple corsy adds was disigned using 4 Full adders. in Verilog exsuctural modelling style


· Cool was thoroughly tuted against various testares and RTL schematic was generated

RTL Schematic





Waveform:



c) 8-bit adder using RCA

Autuman Michael 1,37110

ECC- SUP 150


(0)

Aim: 8 bit odder cising a bit sipple carry odder curilog structural modelling style).

Softwood coud: XIlma Vivado 20202

Throng:

8 bit adds in an adds that 2 numbers. of 8 bits and generals up carry. It was 2,4 bit sipple carry addes as substation (which in term use FA full adder as sub-sub raidine).



modul. Adder (input [7:0] a, [20] b, input cin, output [7:0] G, C);

Brg [7:0] 0,6; wire [7:0] s,c;

Ripple_Address(a [3:0], 6[3:0], cin, S[3:0], ([3:0]))

Re R2 (a[7:4], 6[7:4], c[3], S[7:4], C[7:4]);

axign : sum = { c(7], s(7:0]};

endmodel

module to;

reg [7:0]0,0; wire [7:0] s,c; wire [8:0] sum; wire (in = 1'60;

Ripp Addes A (a, b, con, s, c, sum);

initial begin

a= 8'd17; b= 8'd12; #5 a= 8'd70; b= 8'd 52; Arahuman Mishra Ereser. A. 154110

#5 0=8'd 120; 6=8'd 58; #5 0=8'd 79; 6=8'd 97; #5 0=8'd 61; 6=8'd 31; #5 0=8'd 5; 6=8'd 3;


conclusion:

endomodule

- o B bit topph carry adder was implemented using 2, 4 bit ripple corry add in (estructural during style)
- · Code was shoroughly suited against various stateaus and RTL schomatic was generated using Vivodo's tool.

The state of the s

RTL Schematic:



Waveform:

