# VLSI PROJECT

BY:

SHIVANG SHARMA

#### **ABSTRACT:**

Basic circuits written in Verilog HDL, simulated and implemented on the FPGA.

#### **OBJECTIVE**:

To implement and observe the output waveforms using Verilog and Xilinx vivado of the following circuits:

- ➤ Half adder
- > Full adder
- ➤ Half subtracter
- > Full subtracter
- > Encoder
- Decoder
- ➤ Multiplexer
- Demultiplexer

#### **INTRODUCTION:**

Verilog is a HARDWARE DESCRIPTION LANGUAGE (HDL). It is a language used for describing a digital system like a network switch or a microprocessor or a memory or a flip—flop. It means, by using HDL we can describe any digital hardware at any level. Designs, which are described in HDL are independent of technology, very easy for designing and debugging, and are normally more useful than schematics, particularly for large circuits.

We will use Verilog to implement the circuits on FPGA board using Xilinx vivado. Field Programmable Gate Arrays (FPGAs) are semiconductor devices that are based around a matrix of configurable logic blocks (CLBs) connected via programmable interconnects. FPGAs can be reprogrammed to desired application or functionality requirements after manufacturing. This feature distinguishes FPGAs from Application Specific Integrated Circuits (ASICs), which are custom manufactured for specific design tasks.

Here we do not have a FPGA board so we will implement the circuits in Xilinx vivado itself.

#### **METHODOLOGY:**

First we need to make truth table of the circuit, then using this truth table derive the Boolean expression of the output using simplification or K-Map. In Verilog, we have to benches namely design bench and test bench.

<u>DESIGN BENCH</u>: Give the name of the module and specify all the input and output port.

Then, with the help of the Boolean expression derived above, design circuit by any of the modelling techniques namely Gate level, Dataflow and behavioral modelling.

<u>TEST BENCH</u>: Mention all the input and output of the circuit as register, wire, etc.


Set initial values of input under INITIAL block. Now to verify the circuit, check the output with different values of input which can be done under ALWAYS block.

Finally run stimulation and observe the waveform to verify the working of the circuit.

# <u>CODE</u>:


# **► HALF ADDER**

TEST BENCH	DESIGN BENCH
module testbench();	module half_adder(
reg a;	input a,
reg b;	input b,
wire sum;	output sum,
wire carry;	output carry
half_adder uut(.a(a), .b(b), .sum(sum),	);
.carry(carry));	xor(sum,a,b);
initial	and(carry,a,b);
begin	endmodule
a=0;	
b=0;	
end	
always	
begin	
#10 a=~a;	
#10 b=~b;	
end	
always	
#100 \$finish;	
endmodule	




# > FULL ADDER

TEST BENCH	DESIGN BENCH
module testbench();	module full_adder(
reg a;	input a,
reg b;	input b,
reg carry_in;	input carry_in,
wire sum;	output sum,
wire carry_out;	output carry_out
full_adder	);
uut(.a(a),.b(b),.carry_in(carry_in),.sum(sum),	assign sum = a^b^carry_in;
.carry_out(carry_out));	assign carry_out = $(a\&b)+((carry_in)\&(a^b));$
initial	endmodule
begin	
a=0;	
b=0;	
carry_in=0;	
end	
always	
begin	
#10 carry_in=~carry_in;	
#10 b=~b;	
end	
always	
#40 a=~a;	
always	
#300 \$finish;	
endmodule	




## > HALF SUBTRACTER

TEST BENCH	DESIGN BENCH
module testbench();	module half_subtractor(
reg a;	input a,
reg b;	input b,
wire difference;	output difference,
wire borrow;	output borrow
half_subtractor	);
uut(.a(a),.b(b),.difference(difference),	assign difference = a^b;
.borrow(borrow));	assign borrow =( $\sim$ a)&b
initial	endmodule
begin	
a=0;	
b=0;	
end	
always	
begin	
#10 a=~a;	
#10 b=~b;	
end	
always	
#300 \$finish;	
endmodule	




## > <u>FULL SUBTRACTER</u>

TEST BENCH	DESIGN BENCH
module testbench();	module full_subtractor(
reg a;	input a,
reg b;	input b,
reg borrow_in;	input borrow_in,
wire difference;	output difference,
wire borrow_out;	output borrow_out
full_subtractor	);
uut(.a(a),.b(b),.borrow_in(borrow_in),	assign difference = a^b^borrow_in;
<pre>.difference(difference),.borrow_out(borrow_out));</pre>	assign borrow_out =
initial	$((\sim a)\&b)+((borrow_in)\&(\sim(a^b)));$
begin	endmodule
a=0;	
b=0;	
borrow_in=0;	
end	
always	
begin	
#10 borrow_in=~borrow_in;	
#10 b=~b;	
end	
always	
#40 a=~a;	
always	
#300 \$finish;	
endmodule	




# **► ENCODER**

TEST BENCH	DESIGN BENCH
module testbench();	module encoder_8to3(
reg [7:0]y;	input [7:0]y,
wire a2;	output a2,
wire a1;	output a1,
wire a0;	output a0
encoder_8to3	);
uut(.y(y),.a2(a2),.a1(a1),.a0(a0));	assign a2=y[7]+y[6]+y[5]+y[4];
initial	assign a1=y[7]+y[6]+y[3]+y[2];
begin	assign a0=y[7]+y[5]+y[3]+y[1];
y[0]=0;	endmodule
y[1]=0;	
y[2]=0;	
y[3]=0;	
y[4]=0;	
y[5]=0;	
y[6]=0;	
y[7]=0;	
end	
always	
begin	
#10 y=8'b00000001;	
#10 y=8'b00000010;	
#10 y=8'b00000100;	
#10 y=8'b00001000;	
#10 y=8'b00010000;	
#10 y=8'b00100000;	
#10 y=8'b01000000;	
#10 y=8'b10000000;	
end	
always	
#300 \$finish;	
endmodule	




#### **▶** <u>DECODER</u>

TEST BENCH	DESIGN BENCH
module testbench();	module decoder_3to8(
reg a0;	input a0,
reg a1;	input a1,
reg a2;	input a2,
wire [7:0]y;	output [7:0]y
decoder_3to8	);
uut(.y(y),.a2(a2),.a1(a1),.a0(a0));	assign y[7]=a0&a1&a2
initial	assign y[6]=(~a0)&a1&a2
begin	assign y[5]= $a0&(\sim a1)&a2$ ;
a0=0;	assign y[4]=( $\sim$ a0)&( $\sim$ a1)&a2
a1=0;	assign y[3]=a0&a1&(~a2);
a2=0;	assign y[2]=( $\sim$ a0)&a1&( $\sim$ a2);
end	assign y[1]= $a0&(\sim a1)&(\sim a2);$
always	assign y[0]=( $\sim$ a0)&( $\sim$ a1)&( $\sim$ a2);
begin	endmodule
#10 a0=~a0;	
#10 a1=~a1;	
a0=~a0;	
#10 a0=~a0;	
#10 a2=~a2;	
a1=~a1;	
a0=~a0;	
end	
always	
#300 \$finish;	
endmodule	




# > MULTIPLEXER

TEST BENCH	DESIGN BENCH
module testbench();	module multiplexer 8to1(
reg [7:0]i;	input [7:0]i,
reg [2:0]s;	input [2:0]s,
wire y;	output y
multiplexer_8to1 uut(.y(y),.s(s),.i(i));	);
initial	reg y;
begin	always@(s or i)
s=3'b000;	begin
i=8'b00000000;	if(s==3'b000)
end	y=i[0];
always	else if( $s==3$ 'b001)
begin	y=i[1];
#10 s[0]=~s[0];	else if( $s==3'b010$ )
#10 s[1]=~s[1];	y=i[2];
$s[0]=\sim s[0];$	else if( $s==3'b011$ )
#10 s[0]=~s[0];	y=i[3];
#10 s[2]=~s[2];	else if( $s==3$ 'b100)
$s[1]=\sim s[1];$	y=i[4];
$s[0]=\sim s[0];$	else if( $s==3'b101$ )
end	y=i[5];
always	else if(s==3'b110)
begin	y=i[6];
#40 i=8'b0000_0001;	else if(s==3'b111)
#40 i=8'b0000_0010;	y=i[7];
#40 i=8'b0000_0010;	end
#40 i=8'b0000_0100;	endmodule
#40 i=8'b0000_1000;	
#40 i=8'b0001_0000;	
#40 i=8'b0010_0000;	
#40 i=8'b0100_0000;	
#40 i=8'b1000_0000;	
end	
always	
#500 \$finish;	
endmodule	




#### > <u>DEMULTIPLEXER</u>

TEST BENCH	DESIGN BENCH
module testbench();	module de_multiplexer_1to8(
reg a;	input a,
reg [2:0]s;	input [2:0]s,
wire [7:0]y;	output [7:0]y
de_multiplexer_1to8 uut(.y(y),.s(s),.a(a));	);
initial	assign y[0]= $((\sim s[0])&(\sim s[1])&(\sim s[2]))&(a);$
begin	assign y[1]= $((s[0])&(\sim s[1])&(\sim s[2]))&(a);$
s=3'b000;	assign y[2]= $((\sim s[0])&(s[1])&(\sim s[2]))&(a);$
a=0;	assign y[3]= $((s[0])&(s[1])&(\sim s[2]))&(a);$
end	assign y[4]= $((\sim s[0])&(\sim s[1])&(s[2]))&(a);$
always	assign y[5]= $((s[0])&(\sim s[1])&(s[2]))&(a);$
begin	assign y[6]= $((\sim s[0])\&(s[1])\&(s[2]))\&(a);$
$#10 s[0] = \sim s[0];$	assign y[7]= $((s[0])&(s[1])&(s[2]))&(a);$
$#10 s[1] = \sim s[1];$	endmodule
$s[0]=\sim s[0];$	
#10 s[0]= $\sim$ s[0];	
#10 s[2]= $\sim$ s[2];	
$s[1]=\sim s[1];$	
$s[0]=\sim s[0];$	
end	
always	
begin	
#5 a=~a;	
end	
always	
#500 \$finish;	
endmodule	



# > COMPARATOR


TEST BENCH	DESIGN BENCH
module testbench();	module comparator 4bit(
reg [3:0] a;	a,b,less,equal,greater
reg [3:0] b;	);
wire less;	input [3:0] a;
wire equal;	input [3:0] b;
wire greater;	output less;
comparator_4bit uut (	output equal;
.a(a),	output greater;
.b(b),	reg less;
.less(less),	reg equal;
.equal(equal),	reg greater;
.greater(greater)	always @(a or b)
);	begin
	if(a > b)
initial	begin
begin	less = 0;
a=4'b0000;	equal = $0$ ;
b=4'b0000;	greater = 1;
end	end
always	else if( $a == b$ )
begin	begin
#10 a=4'b0001;	less = 0;
#10 b=4'b0001;	equal = 1;
#10 a=4'b0010;	greater $= 0$ ;
#10 b=4'b0010;	end
#10 a=4'b0100;	else
#10 b=4'b0100;	begin
#10 a=4'b1000;	less = 1;
#10 b=4'b1000;	equal = $0$ ;
end	greater =0;
always	end
#500 \$finish;	end
endmodule	endmodule




# **CONCLUSION**:

Here are the output waveforms of the circuits we implemented on Xilinx vivado


#### ➤ <u>HALF ADDER</u>




#### > FULL ADDER




#### > HALF SUBTRACTER




#### > FULL SUBTRACTER




#### > ENCODER




#### > DECODER




#### ➤ MULTIPLEXER



#### > DEMULTIPLEXER



#### ➤ COMPARATOR



# THANK YOU