

* fragmentation + internal Lexternal * protection - base +

limit registers protection bits per page n=degree of multiprogramming = 1-(1-p)n * contiguous vs non-contiguous allocation logical page unit of allocation: page (physical) page frame

options for shaving
contiguous contiguous do not use disk
MFT * Cas backup* for running
swapping virtual < use disk program memory as backupt
paging
· · · · · · · · · · · · · · · · · · ·
412 Swapping implementation using
big. 4-5 bit maps / linked
(1sts
VIRTUAL MEMORY
· paging - Logical pages, page frames
· logical address space = virtual address space
f.g. 4-10
· structure of page table
L 11-4-97 - 1-19

· issues to be addressed · size of page table · need for fast mapping · locality of program references principle of caching 60-64K X 56-60K X relation between violnal addresses 12-16K and physical 2 8-12K mem. addresses 4-8 K 0-4 K 109 #

protection present/absent "dirty" bit referenced page frame
typical 32 bits
Party Pillaria.
Translation lookaside buffers (TLBs)
· principle of cache memory
applied to page tables
· uses associative memory
for faster access
(fig 4-14)
4.4 PAGE REPLACEMENT
ALGORITHMS
optimal p.r.a.
NRU LRU
· FIFO . FIFO with second chance)
· clock based approximation NFW
· aging

· Working set algorithm explicitly based on the working set model prepaging W(x) · thrashing PAGES SEGMENTATION -> a bit later* 4.7.1 Operating system involvement with paging - self study 4.7.2 Page fault handling (see below)

On a page fault -1. how traps to kernel 2. process registers/ state information sowed. ip handler Os procedure called. 3. determine virtual page needed 05 4. check for valid access. check for free page frame. if not available, run page replacement algoritum. 1) 5. if dirty write back page to be replaced locate needed page on alisk. initiate 110 to bring it in from disk. on completion of 1/0, update page table back up faulting instruction, reset PC schedule faulting process. return to trap handler hand les 10. restore registers/ state, return to user space to resume execution of process

SEGMENTATION

· Logical address space available to a program is segmented, with each segment running from addresss 0 to its upper limit

posair

- limit

 programmer / system designer uses the different segments for different
 - functions or groups of functions
 - · Intel 8086 processor had 4 segments · Intel Pentium provides segmentation and paging
 - Fig 4-37 self study