## Chap. 5 INPUT/OUTPUT

\* I/o code - "significant fraction" of the
total os


\* no system is complete w/o at least basic 1/o

PRINCIPLES OF 1/0 HARDWARE

- interfaces & "levels of abstraction"
- consider a very simple set-up

Flo devices block devices vs character devices see Fig. 5-1 data rate ranges from 10 bytes/sec to 20 GB/sec

- "want loop" vs. "interrupts"
- "serial" vs. "parallel"
- consider a couple of typical



\* addressing of I/o device assume 8 bit Ilo addresses IN dev no., Ri out dev., Rj

forever read from dev. #07 ASCH program input -> certputwrite output to dev # 17 disp by con to the

Example of a simple device controller Intel 8279 Keyboard Display Controller KBD - 8 return lines + shift + ctrl - key debouncing - two modes + sensor mode - 8 byte FIFO RAM - interrupt generated when there is any entry in FIFO DISPLAY - 8 output lines - designed for 7-segment LEDS - display BLANK line common - 16 byte display RAM 4 SCAN lines - two modes - internal clock generation X - 8 bit data lines to CPU

- data/end-status controller two addresses cond/status 0000 1000 00001001