

Chap. 5 INPUT/OUTPUT

* I/O code - "significant fraction" of the total OS

* no system is complete w/o at least basic I/O


PRINCIPLES OF I/O HARDWARE

- interfaces & "levels of abstraction"
- consider a very simple set-up


I/O devices block devices vs character devices

see Fig. 5-1 data rate ranges from
10 bytes/sec to 20 GB/sec


- "wait loop" vs. "interrupts"
- "serial" vs. "parallel"
- consider a ~~few~~ couple of typical I/O devices



ΔT




7 segment
LED



* addressing of I/O device

assume 8 bit
I/O addresses

IN dev no., R_i
OUT dev no., R_j



loop forever

{ read from dev. #07


program
logic

input → output

ASCII

write output to dev #07

}



Example of a simple device controller

Intel 8279 Keyboard Display Controller

KBD - 8 return lines + shift + ctrl

- key debouncing

* - two modes + sensor mode

- 8 byte FIFO RAM

- interrupt generated when there is any entry in FIFO

DISPLAY - 8 output lines

- designed for 7-segment LEDs

- display BLANK line

- 16 byte display RAM

common



4 SCAN lines

- two modes

- internal clock

* - 8 bit data lines to CPU

generation



0000 1000
0000 1001

(The first four bits of each line are grouped by a bracket.)

cmd/status

↓ ↓

W R