COL216 Computer Architecture Lab Assignment 3

This and subsequent lab assignments involve designing hardware for processors and their subsystems. The designs are to be expressed in VHDL and then simulated and synthesized for Xilinx FPGA devices.

For this assignment, implement the following subset of ARM instructions.

Branch: <b | bl> {cond} <destination>

Add-sub: $\langle add \mid sub \mid rsb \mid adc \mid sbc \mid rsc \rangle \{cond\} \{s\} Rn, Rd \langle Op2 \rangle$

Logical: <and | orr | eor | bic> {cond} {s} Rn, Rd <Op2>

Test: $\langle cmp \mid cmn \mid teq \mid tst \rangle \{cond\} Rn \langle Op2 \rangle$ Move: $\langle mov \mid mvn \rangle \{cond\} \{s\} Rd \langle Op2 \rangle$

Multiply: <mul> {cond} {s} Rd, Rm, Rs

Load/store: $\langle ldr \mid str \rangle \langle cond \rangle \langle b \rangle Rd, \# \langle Imm12 \rangle$

cond: <EQ|NE|CS|MI|PL|LS|VS|VC|HI|GE|LT|GT|LE|AL>

destination: 24 bit signed word-offset

Op2: $Rm\{, <LSL \mid LSR \mid ASR \mid ROR > \#Imm5\} \text{ or, } <\#Imm32 >$

Imm5: 5 bit unsigned immediateImm12: 12 bit signed immediate

Imm32: 32 bit immediate encoded as 8 bit immediate with 4 bit shift amount

- 1. Design and simulate the ALU.
- 2. Design and simulate datapath using ALU designed in step 1.
- 3. Design and simulate controller
- 4. Put the datapath and controller together and simulate with some test programs.

Date of announcement: 26th February, 2016

Dates of submission:

Step 1 and 2 11th March, 2016 Step 3 and 4 17th March, 2016