Basics of
SPI
PROTOCOL

UMMIDI CHANDRIKA

Serial Peripheral Interface (SPI)

- -> developed by Motorola (low cost and simple interface, ease of use, useless hardware and system resources).
- → SPI bus is used to send data between microcontrollers and peripherals like EEPROM, ADC, DAC, RTC(Rolltime clt) Sensors, SD road, LCD, RFID coard, module, wireless TX/Rx.
- →it is a secial communication protocol.
- is synchronized on edge of clk
- max speed go over 10mbps.


master/slave Cameramockele.

Microprocess/ Spibus Slave

SPI protocol.

- → it is simple bus having 4 wires for data communication.
 - SCLK (Serial clocky MUSPEL BOY COULD ADDITION TO MEN)
 - MOSI (Master out Blave in olp dataline from marker)
 - -MISO (Master in Slave out i/p dataline for master coming from slave)
 - SS/cs (Stave select/Chip select used to select a slave).
 - -> it's a simple master communication protocol where one device initiates communication with slaves

→it is full dupliex (both master and slave can send data at same time through MosI and MISO lines respectively).



- it is normally used for short distance communication means communication within same ckt board of blue devices on same PCR
- it supports single master means here one device consided master (µc' or processor) & all other devices (peripherals of other Ac) are considered as slaves.

 Slave takes instruction from master.
- occupies space when more slaves are added. it is disadvantage
- Here one monter but can have many slaves.
- → it is preferably where large amounts of high speed data is not transferred.
- Here, any no of bit can be sent of acrd in continous stream it is adv. (some protocol support)

 fixed data width)
- -> il doesn't have any start/Stop bit. So simple communication. So no extra cht required

- -> In SPI master-slave both share the same clock and clock is produced by master.
- → SPI works in full duplex mode, which means it can receive and send data at a time.
- → In SPI data is shifted out from master and shifted into master through shift register.
 - -> SPI is a primitive protocot without an acknowledge ment mechanism for checking received or sent data

SPI - Data Transmission:

- → To begin SPI communication, master must send clock signal and select slave by enabling ss signal.
- -> Usually chip select is an active signal, hence master must send logic o on this signal to select the slave
- -> During SPI communication, data is simultaneous, transmitted (shifted out serially on to Mosi/spo by and xeceived (data on bus (MISO/SDI) is sampled or read in)
- -> The serial clock edge synchronizes shifting & sampling of data.
- → The SPI interface provides user with flexibility to select raising or falling edge of clock to sample and/or shift data.

clock polarity and clock phase:

SPI communication data is given in 4 modes by combination of CPOL & CPHA.

- clock polarity (CPOL) designates default value (high or low) of SCLK when bus is idle.
 - · Clock phase (CPHA) Determine which edge of clock data is sampled (aising/falling)
 - CPOL & CPHA has to match with SPA slaves for proper data transfer.


SPI modes	CPOL	CPH A	clock polarity in idle sta	clock phase
0	0	0	Low.	data sampled on aising edg and shifted out on falling ed
1	D	1	Low.	data sampled on falling ed
2	1	0	High.	data sampled on falling ed & shifted out on rising ed
3	1	1	High.	data sampled on Tising ed and shifted on falling edge

ncs ____ rising edge and shifted on falling edge


MISO HI-Z

SPI - multi slave Configurations:


· Independent Slave Configuration:



- There are independent slave line (cs1, cs2...) from master to each slave. SPI slave output MISO will be tristate pin, so it will be high impedance state when slave is not selected.
 - · Slave line cs will make flow and keep rest of them high.
- · Daisy chain Configuration:



- SPI can be connected one after another in serial form. In this configuration, a single slave select line is used to select all daisy chain slaves.
 - Whole chain acts as Communication through shift registers connected in series.
 - Each daisy chain islave is supposed to send out exact copy of data received in 1st group of clock cycles during 2nd group of clock cycles



steps involved in SP1:

master clock.

Scik read Signal Mosi Mength "N Bytes"

MISO

MISO

MISO


clk

Mosi Dummy bytes Mosi
N Bytes " MISO

Let's assume Master wants to read some data collected by the slave which is a sensor.

sclk


- To start communication bus master configures clock signal by using frequency supported by slave.
- · The master then pulls respective slave select pin to select slave it wishes to communicate with.
 - The master then sends data read signal Via Mosi which is acknowledged by Slave by Sending data length on Miso.
 - depending on size of data, master keeps read signal high for required clock signals.
 - The data transmitted back to master via Miso by the slave.
 - Other slaves must disregard SCLK and MOSI s/1 during above process.



- We need a SPI controller where we will be applying data that we want to write to memory or reador from memory
- SPI controller will convext the data into SPI signals, and that will be going to memory which will then respond to our request

Top module:

- -> Signals include clock, reset, who write which signify type of operation that we want to perform with the memory
 - if write = 1, writing data into memory. write = 0, reading data from memory address bus
 - We have data bus and output of the SPI System includes done which indicates the completion of an operation.
 - We also have an error signal which indicate whenever user add an address which is beyond capability of memory going through each of the system.



IDLE state: when reset is applied.

Load State: Sampling data applied by the user.

on the top module

(din+addr+mode) are sampled.

3) check-op: check type of operation user want to perform. This depends on write pin.

Case:) if wr = 1 & address is less than 32 as we are preferring 32x8 SP1 memory. We send data along with address to sp, memory. Then we wait for memory to complete its write operation and after complete of write, it will raise done sil. & that will be given as ifp to a master as


Case: 2 wr=0 & addr<32, it indicates read operation First, we send address to slave, then we wait till slave is ready to send data.

• To indicate that we have a handshaking signal called "xeady", when ready = 1 data will be read.

Case 3: when addr > 32 & independent of write then error signal will be 1.

· SPI Slave:

Op-done = 1



chip Select = 0, then check_op state.

wr = 1, write data.

WT=0, read add & Send data.

after read/write operations are completed and op-done will be high.

Advantages of SPI

- 1. It is simple protocol hence it doesn't require processing overheads. Designers need to understand respective read/write timing diagrams. of microcontrollers/EEPROM inorder to use it.
- 2) it supports full duplex communication.
- 3). SPI pushes push-pull configuration & hence high data rates are supported.
- 4) Data rate in terms of 10's of MHZ.

Disadvantages of SPI:

- 1. It uses one CS line per slave & hence hardware complexity increases if more slaves are in clesign. a. Inorder to add slave device, software needs to be changed. & extra cs line required.
 - 3. Handshaking is needed.
- 4. Support only single master.