## **NYCU-EE IC LAB – Spring 2025**

## Lab12 Check List

## **Self-Verify APR Result**

./02\_check under 09\_SUMBIT to download your Lab12\_iclabXXX.tar file back Create a new directory, enter the directory and decompress the tar file. Enter the decompressed directory.

- 1. Make sure your CHIP\_iclabXXX.sdc is written correctly: period, waveform parameter, input delay and output delay. Waveform parameter, input delay and output delay should be half of the period.
- Invoke innonus and restore CHIP\_iclabXXX.inn
  (Remember to create a new folder in case you overwrite previous design)
- 3. Explore the core size and die size, also verify if the core to IO boundary should be larger than 100.
- 4. Verifying if the IO Filler and the corner pad is added.
- 5. Verify the floorplan and powerplan constraints:
  - a. Power ring: wire group, interleaving, and at least 4 pairs, width 9.
  - b. Stripes: distance between 2 sets should be less than 200, width at least 2.
  - c. Power pads: at least 1 pairs of core power pads, well connected to power ring, and at least 1 pairs of IO power pads.
- 6. Post-Route Timing analysis with non-negative slacks, 0 DRVs, core filler added.
- 7. Verifying Geometry and Connectivity after adding core filler cells.
- 8. Latency cycles in post simulation should be the same as gate level simulation. ( Clock period : 11ns / Execution cycles : 50000 cycles )