## Shizun Ge

## CONTACT CAREER SUMMARY +1-857-891-7998 • Software developer with work experience in object oriented programming, GPU programming shizunge@gmail.com and scripting. • FPGA RTL developer with work experience in all aspects of FPGA implementation, including SKILLS design partitioning, synthesis, place and route, timing analysis, IP integration, verification and **Software** bringup. $\mathbb{C}++$ C **EXPERIENCE** Go 9/2018-Present **Software Engineer** Tcl Google LLC, Sunnyvale, CA Python • Developed a reference model for the next generation TPU using C++ Matlab • Designed and developed a co-simulation framework for FPGA products using CUDA C++ and SystemVerilog Embedded • Developed tools and test cases for hardware diagnostics in the platform Linux device driver infrastructure team, using Go, C++ and Python OpenCV **R&D Engineer, Staff** 8/2013-9/2018 OpenGL Synopsys, Inc., Mountain View, CA **FPGA** • Designed and implemented software and hardware integration features using Verilog C++, Verilog, and scripting SystemVerilog • Led projects of distinguishing technology HSTDM of HAPS prototyping system, Static Timing Analysis resulting in full adoption of HSTDM and success at customer sites FPGA-based - Designed and implemented time-division multiplexing (TDM) IP in **Verilog** prototyping based on Xilinx Select IO on **Xilinx Virtex7** and **Ultrascale** platform Protocompiler - Optimized the IP to achieve 2.4Gbps over a signle-ended channel between Certify two FPGAs, which is the maximum bitrate supported by the hardware Synplify - Developed an IP insertion flow using C++ and C Identify - Developed various **Tcl scripts** helping internal and external customers VCS-MX develop, debug, bringup and monitor FPGA prototyping system Verdi • Implemented a runtime software framework and IPs for SystemVerilog direct Xilinx Vivado programming interface (DPI), using C++ and Verilog Intel Quartus Prime • Coordinated multiple teams cross geographical coordinations, including software team, firmware team, hardware team, and testing team, as well as RECENT external vendors and customers **COURSEWORK** 10/2012-8/2013 **Software Engineer** IO Concepts and Minor Studios Interactive LLC, Los Angeles, CA Protocols: PCI • Developed real time high-definition video processing program using C++, Express, Ethernet, and CUDA, OpenCV, and OpenGL Fibre Channel • 9/2011-9/2012 **Research Assistant** Jitter Essentials •

## **EDUCATION**

Linux Device Drivers,

Linux Performance in the Cloud and Data

System Virtualization
Fundamentals •
SystemVerilog OOP
Testbench •
SystemVerilog
Assertions and Formal

Advanced •

Center •

Verification •

5/2019	Certificate Embedded Systems
	UCSC Silicon Valley Extension, Santa Clara, CA
9/2012	Master of Science in Computer Engineering
	Boston University College of Engineering, Boston, MA
5/2010	Bachelor of Engineering in Electronic Engineering
	The Chinese University of Hong Kong, Hong Kong SAR

Boston University, Boston, MA

• Developed error control codes algorithm to prevent side-channel attacks,

modeling in C and Matlab, implementing in Verilog and Cadence Encounter