

## BAHRIA UNIVERSITY,

(Karachi Campus)

Department of Software Engineering ASSIGNMENT #. 01 – Spring 2022

Course l'itle: Operating Systems

Class: **BSE - 4(A & B)** 

Course Instructor: Engr. Rizwan Fazal Due Date: 29-APRIL-2022 (4:00 pm)

Course Code:

CSC-320

Shift:

Morning

11-APRIL-2022 Date: Max. Marks:

20 Points

## ASSIGNMENT #. 1

Su	bm	itted	by	7:
				_

Name: Muhammad- Junaid - Saleem- Qadi

Registration #: 70003

Page A

Date:\_\_\_\_\_

## QUESTION: 1.3

32 bit instruction; 16 bits opcode; 16 bit address

+ 32 bit instruction; 16 bits opcode; 16 bit address

64 bit instruction; 32 bit opcode (4Bytes); 32 bit allows

232 = 4294967296 bytes 08 4GB Memory
can be directly addressed.

The ideal size of microprocessor address buses should be 64 bits.

it would take a single acress to the memory.

32 bit data bus:

a 32-bit local address data bus. Instruction and data transfers would take three bus cycles each, one for the address and two for the data. Since if the address bus is 64 bits, the whole address can be transferred to memory at once and decaded there; however, since the data bus is only 32 bits, it will require 2 but cycles accesses to memory to fetch the by-bit instruction or operand.

diam'r.	Date:
11	
THE T	The bit data bus
dance y	16 bit daia bus
	by-bit local address bus and a
-	16 bit local data bus. Instruction and data transfers
-	take five his curles pach, one for the
-	1 I am I a
	bus is 16 bits, The micsopsocassos will need
-	by is 16 bits, the micsoprocessor will need by bus cycles to fetch the 64-bit instruction or operand.
-	or operand.
	20 11 TP 15
1	32 bits instruction register needs if IR is
A STATE OF THE PARTY OF	only contain the opcode.
The second	by bits instruction register needs to contain the whole instruction.
-	whole instruction.
	Question: 1.7
	a) The Maximum memory address space = 216 = 64 kbytes
	b) The Maximum memory address space = 2"= 64 kbytes
	Therefore in (a) and (b) the microprocessor is
	Therefore, in (a) and (b) the microprocessor is to access byke bytes, but the difference thing
-	between them is that the access of 8 bit memost
	Will transfer a 8 bits and the access of 16 bits memory may transfer 8 bits or 16 bits work
	10 10 10 10 10 10 10 10 10 10 10 10 10 1
	Seperate I/O instructions are needed because
	during its execution will generate seperate its
	own signals I/O signals. That signals will be
-	Page No. Relax Copy Teacher's Signature:
	Toucher o organization

different from the memory signals which is generated during the execution infor memory instructions. Therefore, one more output pin will be needed to carry I/O signals. With an 8-bit I/O port number the microprocessor can support 2° = 256 8 bit input posts, and 28-256 8-bit output posts. With an 8-bit I/O post number the microprocessor can support 28 = 256 16-bit input posts and 28 = 258 16-bit output posts. Thus the size of the I/P post with not change the number of I/O posts since the number of I/O ports depends on the number of bits which is used to represent the I/O post number (egreals to 8 Lits in

	Pagett 4
	Ex# 1.5
501	
	The microprocessor has a 32-bit external
	data-bus, this means that 32 bits are
	data-bus, this means that 32 bits are transferred in 1 bus cycle.
	Input clock = 16MHz
	Clock Cycle = 1 = 1 = 62.5x10.
	These fore, (cycle tattes 62.5 ns
	Since 1 bus cycle = 4 clock cycles= 4x 62.5 = 250ns
1	7x 62.5 = 250ns
	Since 4 bytes are transferred (32-bit date
	Since 4 bytes are transferred (32-bit date for every 25005.
	Thus Transfer Rate = 4 = 4 = 4 = 250 ps 250 x10
and the second second	
	Toursfer Rate = 16 MB/s
No. of the last of	
	To increase its performance:
	By doubling the frequency it man
And the second second	mean adopting a new chip manufacturing technique
	technology (assuming each instruction will have the same number of clock cycles);
	of clock cycles);

By doubling the external data bus, That
means wides (maybe mencer) on-chip
data bus drivers / Latches and modifications
to an of the external data bus, That to the bus control logic. Therefore, in the first situation the speed of the memory chips will need to double, not to slow down The situation, the word length of the memory will most double to able to second send (seceive 64-6:t quantities. Input from the Teletype is stored in INPR
The INPR will only accept data from the
Teletype when fGr1 = 0, when data oprives,
it is stored in INPR, and fGr1 is set to I. The CPV pesiodically cheeks FG1. If FG1=1 the CPU townsfeas the contents of INPR to the AC and set FG1/ to O. When The CPU has data to send to the Teletype, it checks for . If for 20, the CPU transfers the contents of the AC to Teletype sets FGI to I after the word is printed.

Date: described in can issue Chec Use n intersupt to the CPU whenever - is seady to accept as send data he IEN segister can be set by the CPU (under programmes control)