	Jage # UI
Y 1.	101 1 111 0 10
No	ame = Muhammad Shoaib Akhter Gadri
1 (1) (716 40
	vrse: Operating System te- 01/04/2023
0	Drige - Desuring
- 1/a	te- 01/09/2022
tn	sollment No. 02-131212-009
Re	gistration No: 79290
	A no. 1.3
	N. W.
	but and ress
- 50	bit Instruction; 10 piles state 16 bit codress
+	32 bit instruction; 10 pits operate; 11 R. La. 1.32 bit
	2 bit Instruction: 16 bits opcode; 16 bit address 32 bit instruction; 16 bits opcode; 16 bit address 64 bit instruction; 32 bits opcode (4 Bytes); 32 bit address
	Op
23	e directly addressed.
	e directly addressed
	C voice of second
	a ideal size of microprocessor address buses
) //	re lata Size of micogocessos
- 5	hould be 64 bits.
× 60	4 bit data bus:
	If data bus is 64 bits then
it	would take a single access to the memory.
	The the transfer of the town o
13	2 bit data bus!
- 1	4 bit local address bus & a 32-bit local
5	da bus-Instruction and obtationsfers would
da	the Dus- House Con and vacin consists when the
ta	the three bus cycles each, one for the data. Since if address
a	doress and two for the data. Since It address
1	us is 64 bits, the whole address can be
- Tellar	
The second second	

memory Instruction Instruction register needs if IR is memory address space = 216 = 64

(a) & (b) , the microprocessor

64 & bytes, but the difference

8 bit memory will transfer a 8-bits the access of 16-bit memory I/O instructions are needed because its execution will generate separate own signals I/O signals. That signals wo different from the memory signals which generated dwring the execution for memor Signals will instructions. Therefore, one more output be needed to carry I/O agnals With an 8-bit I/o post number, the micro-processor can support 28 = 256 2 input posts and 28 = 256 8-bit outp 8-bit I/O gost number, the MICro-Processor can support 2° = 256 16-bit output posts of the I/O post will not change the O posts since the number posts depends on the pumber which is used to represent O gost number lequals

	Therefore, in the first situation the speed
	of the memory chips will need to double,
	of the memory chips will need to double, not to show down the micro-processor. Regarding
4	The second situation the word length of the
	the second situation, the word length of the memory will must double to able to send
	receive 64-bit grantities.
	occive og our gruntius.
18-18-1	Ex: 1.6
	(a)
	Toput from the teletine is stored in
	Input from the Teletype is Stored in INPR. The INPR will only accept data from
121	the Teletype when FGI = 0, when date
7	arrives, it is stored in INRR, and fGI
	is set to 1. The CPV periodically cheeks
	FGI. If FGI=1, the CPV transfers the
	contents of INPR to the AC and sets
	FGI to O.
4	
	When CPV has data to send the Teletype. it cheeks &GO. If &GO=0, the CPV must
	it cheeks & GO. If & GO=O, the PV mist
	nait. If FGO=1, the CPU transfers the content
	of the AC to OVTR and sets FGI to 1
	after the word is pointed.
-	The process described in (a) is very unstern. The CPU;
	which is must mover taster than leletype, must repeatedly
	The process described in (a) is very unsteful. The CPU; which is must mover faster than Teletype, must repeatedly check FGI and FGO. If interrupts are used,
	Teletype can issue an interrupt to the CPU
1 - 1	Teletype can issue an interrupt to the CPU whenever it is ready to accept or send data. The IEN register can be set by the CPU/
-	LEN register can be set by the CIV
	Index 1/004Bammex (ONT 80)