Test Bank for Computer Organization and Architecture 9th Edition by William Stallings

Full Download: http://downloadlink.org/product/test-bank-for-computer-organization-and-architecture-9th-edition-by-william-stall Computer Organization and Architecture, 9th Edition, by William Stallings

CHAPTER 3: A TOP-LEVEL VIEW OF COMPUTER FUNCTION AND INTERCONNECTION

TRUE OR FALSE

Т	F	 At a top level, a computer consists of CPU, memory, and I/O components.
T	F	2. The basic function of a computer is to execute programs.
Т	F	3. Program execution consists of repeating the process of instruction fetch and instruction execution.
T	F	4. Interrupts do not improve processing efficiency.
T	F	5. An I/O module cannot exchange data directly with the processor.
Т	F	6. A key characteristic of a bus is that it is not a shared transmission medium.
Т	F	7. Computer systems contain a number of different buses that provide pathways between components at various levels of the computer system hierarchy.
Т	F	8. In general, the more devices attached to the bus, the greater the bus length and hence the greater the propagation delay.
T	F	9. It is not possible to connect I/O controllers directly onto the system bus.
Т	F	10. The method of using the same lines for multiple purposes is known as <i>time multiplexing</i> .
Т	F	11. Timing refers to the way in which events are coordinated on the bus.
Т	F	12. With asynchronous timing the occurrence of events on the bus is determined by a clock.
T	F	13. Because all devices on a synchronous bus are tied to a fixed clock rate, the system cannot take advantage of advances in device performance.

Computer Organization and Architecture, 9th Edition, by William Stallings

Т		F	14.	The unit of transfer at t at the physical layer is a		link layer is a <i>phit</i> and the unit transfer it.
T		F	15.			e is high capacity to support the needs vices such as Gigabit Ethernet.
MU	ILT	IPLE C	ноі	CE		
	1.		-			designs are based on concepts e for Advanced Studies, Princeton.
			A. J	John Maulchy	B.	John von Neumann
			C. I	Herman Hollerith	D.	John Eckert
	2.	The vo	n N	eumann architecture is l	oas	ed on which concept?
			A.	data and instructions ar	e s	tored in a single read-write memory
			B.	the contents of this men	ıor	y are addressable by location
			C.	execution occurs in a se	que	ential fashion
			D.	all of the above		
	3.	A sequ	ienc	e of codes or instruction	s is	called
			A. s	software	B.	memory
			C. a	an interconnect	D.	a register
	4.	The pr	oces	ssing required for a sing	le i	nstruction is called a(n) cycle.
			Α. 6	execute	B.	fetch
			C. i	nstruction	D.	packet
	5.	A(n) _ parity			ıre	such as power failure or memory
			A. 1	I/O interrupt	B.	hardware failure interrupt
			C. t	timer interrupt	D.	program interrupt

6.	A(n) is generated by som instruction execution.	e condition that occurs as a result of an		
	A. timer interrupt	B. I/O interrupt		
	C. program interrupt	D. hardware failure interrupt		
7.	The interconnection structure mu	st support which transfer?		
	A. memory to processor			
	B. processor to memory			
	C. I/O to or from memory			
	D. all of the above			
8.	A bus that connects major compucalled a	ter components (processor, memory, I/O) is		
	A. system bus	B. address bus		
	C. data bus	D. control bus		
9.	The are used to designate the data bus.	te the source or destination of the data on		
	A. system lines	B. data lines		
	C. control lines	D. address lines		
10. The data lines provide a path for moving data among system modules and are collectively called the				
	A. control bus	B. address bus		
	C. data bus	D. system bus		
11.	11. A is the high-level set of rules for exchanging packets of data between devices.			
	A. bus	B. protocol		
	C. packet	D. QPI		

Computer Organization and Architecture, 9th Edition, by William Stallings

12.		a path consists of a s data one bit at a t	_	wires (referred to as a	_) that	
	A.	lane	B. patł	1		
	C.	line	D. bus			
13.				te requests from the software ansmission to a destination via		
	A.	transaction layer		B. root layer		
	C.	configuration laye	er	D. transport layer		
14.	. The TL su	apports which of th	ne follo	wing address spaces?		
	A.	memory				
	B. I/O					
	C.	message				
	D.	all of the above				
15.		layer is use		etermine the course that a pack m interconnects.	et will	
	A.	link	B. pro	tocol		
	C.	routing	D. phy	rsical		
SHOR'	T ANSWE	R				
1.	A write.	_ register specifies	s the ac	ldress in memory for the next r	ead or	
2.		register contains ead from memory		a to be written into memory or	receives	
3.	The most	common classes o	of interi	rupts are: program, timer, I/O	and	
4.				d by a timer within the process form certain functions on a reg		

Test Bank for Computer Organization and Architecture 9th Edition by William Stallings

Full Download: http://downloadlink.org/product/test-bank-for-computer-organization-and-architecture-9th-edition-by-william-stall Computer Organization and Architecture, 9th Edition, by William Stallings

5.	A(n) interrupt is generated by an I/O controller to signal normal completion of an operation, request service from the processor, or to signal a variety of error conditions.
6.	A interrupt simply means that the processor can and will ignore that interrupt request signal.
7.	The collection of paths connecting the various modules is called the structure.
8.	A is a communication pathway connecting two or more devices.
9.	The lines are used to control the access to and the use of the data and address lines.
10.	Bus lines can be separated into two generic types: and multiplexed.
11.	With timing the occurrence of one event on a bus follows and depends on the occurrence of a previous event.
12.	With transmission signals are transmitted as a current that travels down one conductor and returns on the other.
13.	The QPI link layer performs two key functions: flow control and control.
14.	The is a popular high-bandwidth, processor-independent bus that can function as a mezzanine or peripheral bus.
15.	The function is needed to ensure that a sending QPI entity does not overwhelm a receiving QPI entity by sending data faster than the receiver can process the data and clear buffers for more incoming data.