

## **BAHRIA UNIVERSITY, (KARACHI CAMPUS)**

## Department of Software Engineering Digital Assignment 2 - Fall 2021

COURSE TITLE: <u>Computer Architecture & Logic Design</u> COURSE CODE: <u>CEN-220</u>

Class: BSE[3]-A/B Shift: **Morning** 

Course Instructor: DR. SYED SAMAR YAZDANI Time Allowed:

Submission Date: 13-01-2022 Max. Marks: 10 Marks

## Cache Sim Demo

Now that we are more familiar with how cach Before generating set:	es work, let's get sor	me practice wi	th the cache	simulator!
"Address Width" $\Longrightarrow$ 6, "Cache Size" $\Longrightarrow$ 1	16, "Block Size" ===	> 4, "Associat	ivity" $\Longrightarrow$ 2	2
A) Determine the following:				
i) Highest Address in Memory:	ii) Number o	f Sets in Cach	ie:	
B) We want to make a read at address 0x2A. I	Determine the follow	ing:		
i) The Set containing the block that wa	as read is number	ii) The t	ag bit in this	block is
iii) The full 4 bytes in this block are (i	n order) 0x	, 0x	, 0x	, 0x
C) We want to write at address 0x1B the value i) The Set containing the block that was read iii) Notice that the value stored in the cache is indicates this disparity? Given that this was a "No Write-Allocate" instead?  D) We want to make a read at address 0x01. It is the Set containing the block that was read ii) The Tag bit in this block is	is number now different from write miss, what work Determine the following is number  e? Yes □	ii) The tag the value store ald have happe ing:	bit in this bled in memory ened if our w	y. What, in the cache,
iv) If yes, which block will be evicted?				
E) We want to write at address 0x1C the value i) The Set containing the block that was read if		_		ha block is
iii) Will this write cause a conflict in the cache			c tag on m u	ic block is
iv) If yes, which block will be evicted? As a note, your history should look like this: $R(0 \times 2a) = M$ $W(0 \times 1b, 0 \times b1) = M$ $R(0 \times 01) = M$ $W(0 \times 1c, 0 \times e9) = M$	Read made in B		le in C	

G) Append the following text to the current History:

$$W(0 \times 03, 0 \times ff)$$

$$R(0 \times 27)$$

$$R(0 \times 10)$$

$$W(0 \times 1d, 0 \times 00)$$


You'll notice that appended to each of these memory accesses is " = ?"

Determine if '?' will resolve to Hit (H) or Miss (M) for each execution.

i) 
$$W(0 \times 03, 0 \times ff) =$$
\_\_\_\_\_\_ ii)  $R(0 \times 27) =$ \_\_\_\_\_ iii)  $R(0 \times 10) =$ \_\_\_\_\_ .

iv) 
$$W(0 \times 1d, 0 \times 00) =$$
\_\_\_\_\_.

H) The cache, after the 8 executions detailed above should look like this:



The numbers on the right indicate the mode recent use of the cache (where 1 was more recent).

- i) A LRU replacement policy will evict which block on the next cache conflict?
- ii) What is one benefit of using LRU over Random?
- iii) What is one benefit of using Random over LRU?

I) If we were to flush the cache right now (don't actually) how many bytes in memory would change? \_\_\_ Bytes How many bytes would change if our "Write Hit" policy were "Write Through" instead of "Write Back"? \_\_\_\_ Bytes Can you explain why these numbers are the same/different? (If not, try changing the write hit policy and re-running using the same history above).