



(a) Instruction format



(b) Integer format


Program Counter (PC) = Address of instruction
 Instruction Register (IR) = Instruction being executed
 Accumulator (AC) = Temporary storage

(c) Internal CPU registers

0001 = Load AC from Memory
 0010 = Store AC to Memory
 0101 = Add to AC from Memory

(d) Partial list of opcodes

Figure 3.4 Characteristics of a Hypothetical Machine



**Figure 3.5 Example of Program Execution
(contents of memory and registers in hexadecimal)**





Figure 3.6 Instruction Cycle State Diagram



| | |
|-------------------------|--|
| Program | Generated by some condition that occurs as a result of an instruction execution, such as arithmetic overflow, division by zero, attempt to execute an illegal machine instruction, or reference outside a user's allowed memory space. |
| Timer | Generated by a timer within the processor. This allows the operating system to perform certain functions on a regular basis. |
| I/O | Generated by an I/O controller, to signal normal completion of an operation, request service from the processor, or to signal a variety of error conditions. |
| Hardware failure | Generated by a failure such as power failure or memory parity error. |

Table 3.1

Classes of Interrupts



(a) No interrupts

(b) Interrupts; short I/O wait

(c) Interrupts; long I/O wait

✕ = interrupt occurs during course of execution of user program

Figure 3.7 Program Flow of Control Without and With Interrupts




Figure 3.8 Transfer of Control via Interrupts




Figure 3.9 Instruction Cycle with Interrupts




Figure 3.10 Program Timing: Short I/O Wait




Figure 3.11 Program Timing: Long I/O Wait




Figure 3.12 Instruction Cycle State Diagram, With Interrupts