

# SRAM versus DRAM

- Both volatile
  - Power must be continuously supplied to the memory to preserve the bit values
- Dynamic cell
  - Simpler to build, smaller
  - More dense (smaller cells = more cells per unit area)
  - Less expensive
  - Requires the supporting refresh circuitry
  - Tend to be favored for large memory requirements
  - Used for main memory
- Static
  - Faster
  - Used for cache memory (both on and off chip)

SRAM

DRAM



# Read Only Memory (ROM)



- Contains a permanent pattern of data that cannot be changed or added to
- No power source is required to maintain the bit values in memory
- Data or program is permanently in main memory and never needs to be loaded from a secondary storage device
- Data is actually wired into the chip as part of the fabrication process
  - Disadvantages of this:
    - No room for error, if one bit is wrong the whole batch of ROMs must be thrown out
    - Data insertion step includes a relatively large fixed cost



# Programmable ROM (PROM)



- Less expensive alternative
- Nonvolatile and may be written into only once
- Writing process is performed electrically and may be performed by supplier or customer at a time later than the original chip fabrication
- Special equipment is required for the writing process
- Provides flexibility and convenience
- Attractive for high volume production runs

# Read-Mostly Memory

## EPROM

**Erasable programmable read-only memory**

**Erasure process can be performed repeatedly**

**More expensive than PROM but it has the advantage of the multiple update capability**

## EEPROM

**Electrically erasable programmable read-only memory**

**Can be written into at any time without erasing prior contents**

**Combines the advantage of non-volatility with the flexibility of being updatable in place**


**More expensive than EPROM**

## Flash Memory

**Intermediate between EPROM and EEPROM in both cost and functionality**


**Uses an electrical erasing technology, does not provide byte-level erasure**

**Microchip is organized so that a section of memory cells are erased in a single action or “flash”**




**Figure 5.3 Typical 16 Megabit DRAM (4M x 4)**





**(a) 8 Mbit EPROM**



**(b) 16 Mbit DRAM**

**Figure 5.4 Typical Memory Package Pins and Signals**