
# A Laser Equipped Robotic Guide Dog To Lead People Who Are Visually Impaired

"A small team of researchers at the University of California, Berkeley has developed a robot dog to help in ways similar to real guide dogs."


"The researchers started with a robot made by Boston Dynamics called mini cheetah. It is able to walk on four legs and comes equipped with lasers and cameras that allow it to map out nearby terrain. It also comes with a computer brain to use what it sees to walk around while avoiding collisions with objects and to walk a predetermined course ... First, a map describing the path that the dog is to take is downloaded to the robot dog. The map also includes terrain details to help the pair get where they want to go. Then, finally, the human grabs hold of the leash and the pair begin walking."



https://techxplore.com/news/2021-04-laser-equipped-robotic-dog-people.html

#### Question:

❖ Let the CL delays be 1 tick (NOT) and 3 ticks (AND, OR).
How many ticks is the signal X high?



#### Lecture Outline

- Karnaugh Maps (K-maps)
- Design Examples

#### On and Off Sets

- On Set is the set of input patterns where the function is TRUE
  - Here on set =  $\{\overline{ABC}, \overline{ABC}, A\overline{BC}, A\overline{BC}\}$
- Off Set is the set of input patterns where the function is FALSE
  - Here off set =  $\{\overline{A}\overline{B}\overline{C}, \overline{A}B\overline{C}, AB\overline{C}, ABC\}$

Α	В	С	F
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0

- Recall: Use the On Set for Sum of Products (SoP) and the Off Set for Product of Sums (PoS)
  - Considered two-level Boolean expressions


## **Two-Level Simplification**

- Using Sum of Products, simplify "neighboring" input combinations using the Uniting Theorem
  - "Neighbors": inputs that differ by a single signal
  - The Uniting Theorem:  $A(\overline{B} + B) = A$
  - e.g. AB +  $\overline{A}$ B = B,  $\overline{A}$ BC +  $\overline{A}$ B $\overline{C}$  =  $\overline{A}$ B, etc.
- Goal: Find neighboring subsets of the On Set to eliminate variables and simplify the expression
- Idea: Let's write out our Truth Table such that the neighbors become apparent!
  - Need a Karnaugh map for EACH output


## Karnaugh Maps

- A K-map is a method of representing a truth table that helps visualize adjacencies in ≤ 4 dimensions
  - For more dimensions, computer-based methods are needed
- 1) Split inputs into 2 evenly-sized groups
  - One group will have an extra input if # of inputs is odd
- 2) Write out all combinations of each group on each axis Group of n inputs  $\rightarrow$  2<sup>n</sup> combinations
  - Successive combinations change only 1 input (Gray code)

2 Inputs:




3 Inputs:



## Karnaugh Maps

Also see visualization with brackets for "asserted" simplifications:


#### 4 Inputs:



## K-map Example: Majority Circuit

Filling in a Karnaugh map:

Α	В	С	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1




- Each row of truth table corresponds to ONE cell of Karnaugh map
- Note the jump when you go from input 011 to 100

(most mistakes made here)

## K-map Example: Majority Circuit

Filling in alternate Karnaugh map:

Α	В	С	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1



- Each row of truth table corresponds to ONE cell of Karnaugh map
- Note the jump when you go from input 001 to 010 and 101 to 110 (most mistakes made here)

## K-map Simplification

- Group neighboring 1's so all are accounted for:
  - Each group of neighbors becomes a product term in output
- Original:


• 
$$F = \overline{A}BC + ABC + AB\overline{C} + A\overline{B}C$$

Simplified:

$$\blacksquare$$
 F = BC + AB + AC




- The single 1 in top row  $\rightarrow AB\overline{C}$
- Vertical group of two 1's  $\rightarrow$  AB
- If entire lower row was 1's → C




Single cell can be part of many groups

## General K-map Rules

- Only group in powers of 2
  - Grouping should be of size  $2^i \times 2^j$
  - Applies in vertical/horizontal directions
- Wraps around in all directions
  - "Corners" case is extreme example
- Always choose largest groupings possible
  - Avoid single cells whenever possible






- 1) NOT a valid group
- 2) IS a valid group
- 3) IS a valid group
- 4) "Corners" case
- 5) 1 of 2 good choices here

## K-Map Example

\* 
$$F = \overline{A}D + BD + \overline{B}C + A\overline{B}D$$




#### Lecture Outline

- Karnaugh Maps (K-maps)
- Design Examples


## Design Example: 2-bit Adder

Block Diagram and Truth Table:



Α	В	С	D	Χ	Υ	Z
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	0	0	1	0
0	0	1_1_	_1_	0	11	1_
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	0	0	1	1
_0_	11	<u>  1</u> _	_1_	11	0	0_
1	0	0	0	0	1	0
1	0	0	1	0	1	1
1	0	1	0	1	0	0
_1_	0	1_1_	_1_	_ 1	0	1_
1	1	0	0	0	1	1
1	1	0	1	1	0	0
1	1	1	0	1	0	1
1	1	1	1	1	1	0

## Design Example: 2-bit Adder




$$X =$$

$$Y =$$

$$Z =$$


#### Don't Cares

- Use symbol 'X' to mean it can be either a 0 or 1
  - Make choice to simplify final expression




Let all X = 0:

$$F =$$



Let all X = 1:

$$F =$$




Choose wisely:

$$F =$$

## Design Example: Rock-Paper-Scissors


- Rock (00), Paper (01), Scissors (10)
   for two players P0 and P1
- ❖ Output: Win = Winner's ID (0/1)
  Tie = 1 if Tie, 0 else



Р	P1		l PO		
Α	В	С	D	Win	Tie
0	0	0	0		
0	0	0	1		
0	0	1	0		
_0_	0	1_1_	_1_		
0	1	0	0		
0	1	0	1		
0	1	1	0		
0	_1_	<u>  1</u> _	_1_		
1	0	0	0		
1	0	0	1		
1	0	1	0		
_1_	0	1_1_	_1_		
1	1	0	0		
1	1	0	1		
1	1	1	0		
1	1	1	1		


## Case Study: Seven-Segment Display

Chip to drive digital display




В3	B2	B1	В0	Val
0	0	0	0	0
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9

# Case Study: Seven-Segment Display




В3	B2	B1	ВО	Val	LO	L1	L2	L3	L4	L5	L6
0	0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	1	0	1	1	0	0	0	0
0	0	1	0	2	1	1	0	1	1	0	1
0	0	1	1	3	1	1	1	1	0	0	1
0	1	0	0	4	0	1	1	0	0	1	1
0	1	0	1	5	1	0	1	1	0	1	1
0	1	1	0	6	1	0	1	1	1	1	1
0	1	1	1	7	1	1	1	0	0	0	0
1	0	0	0	8	1	1	1	1	1	1	1
1	0	0	1	9	1	1	1	1	0	1	1



## Case Study: Seven-Segment Display

#### Implement L5:

В3	B2	B1	ВО	L5
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1



## 7-Seg Display in Verilog

```
module seg7 (bcd, leds);
  input logic [3:0] bcd;
  output logic [6:0] leds;
  always comb
   case (bcd)
     // 3210 6543210
     4'b0000: leds = 7'b0111111;
     4'b0001: leds = 7'b0000110;
     4'b0010: leds = 7'b1011011;
     4'b0011: leds = 7'b1001111;
     4'b0100: leds = 7'b1100110;
     4'b0101: leds = 7'b1101101;
     4'b0110: leds = 7'b11111101;
     4'b0111: leds = 7'b0000111;
     4'b1000: leds = 7'b1111111;
     4'b1001: leds = 7'b1101111;
     default: leds = 7'bX;
   endcase
endmodule
```

#### **Procedural Blocks**


- assign: continuous assignment
  - e.g. assign  $F = \sim ((A \& B) | (C \& D));$
- initial: executes once at time zero
  - Set initial values (simulation only!!!)
  - Define testbench waveforms (and monitor)

#### **Procedural Blocks**

- always: loop to execute over and over again
  - Block gets triggered by a sensitivity list
  - Any object that is assigned a value in an always statement must be declared as a variable (logic).
  - Examples:
    - always @ (a or b or c) ↔ always @ (a, b, c)
    - always @ (\*) implicitly contains all read signals within the block
- always comb: special SystemVerilog for CL
  - Similar to always @ (\*), but generally more robust
  - Only for use with combinational logic!!!

#### Verilog: Extend 7-Seg to Hex

Show "A" on Ob1010 (ten) to "F" on Ob1111 (fifteen)



```
module seq7 (bcd, leds);
  input logic [3:0] bcd;
  output logic [6:0] leds;
  always comb
    case (bcd)
      // BCD[]
                          LEDS[]
      // 3210
                          6543210
      4'b0000: leds = 7'b0111111;
      4'b0001: leds = 7'b0000110;
      4'b0010: leds = 7'b1011011;
      4'b0011: leds = 7'b1001111;
      4'b0100: leds = 7'b1100110;
      4'b0101: leds = 7'b1101101;
      4'b0110: leds = 7'b11111101;
      4'b0111: leds = 7'b0000111;
      4'b1000: leds = 7'b1111111;
      4'b1001: leds = 7'b1101111;
      default: leds = 7'bX;
    endcase
endmodule
```

## Circuit Implementation Techniques

Truth Tables – "Black box" circuit description

- Boolean Algebra Math form for optimization
  - K-Maps Alternate simplification technique

Circuit Diagrams

Verilog – Simulation & mapping to FPGAs