


Decoder :-

It is a combinational ekt which convert the code one form to another form, having m input lines and n output lines.

$$(2^m \geq n)$$

2×4
3×8
4×10
4×16




2 : 4 or $2 \times 4 \Rightarrow$ Binary to Nibble Dec

3 : 8 or $3 \times 8 \Rightarrow$ Binary to Octal Dec


4 : 10 or $4 \times 10 \Rightarrow$ BCD to decimal Dec

4 : 16 or $4 \times 16 \Rightarrow$ Binary to hexadecimal Dec

2X4 Decoder :-




B_1	B_0	%p
0	0	$D_0 = \overline{B_1} \overline{B_0}$
0	1	$D_1 = \overline{B_1} B_0$
1	0	$D_2 = B_1 \overline{B_0}$
1	1	$D_3 = B_1 B_0$



	AHE	ALE
D_0	$\overline{B_1} \overline{B_0} E$	$\overline{B_1} \overline{B_0} \overline{E}$
D_1	$\overline{B_1} B_0 E$	$\overline{B_1} B_0 \overline{E}$
D_2	$B_1 \overline{B_0} E$	$B_1 \overline{B_0} \overline{E}$
D_3	$B_1 B_0 E$	$B_1 B_0 \overline{E}$


NOTE:- In the decoder circuit if we replace AND with NAND gates, circuit will work at decoder only.



Decoder with AND = O/p is represent by Active high
 " NAND = " Active Low

→ De-Multiplexer :-

It is ~~an~~ combinational circuit having reverse opⁿ of MUX.





Input data will be transferred on one of the o/p line

NOTE:- MUX → Select lines select I/p lines

DeMUX → " " O/p lines

* Decoder can be used as DeMUX by renaming the terminals of Decoder.






Data 'X' transferred to o/p line D_1 when $S_1 = 0, S_0 = 1$


Application of Decoder/De-MUX :-

- It is possible to ^{use to} convert serial data to parallel form.
- Decoders are used in memory mapping circuits to minimize no. of address lines.
- It is possible to use the decoder to realize the boolean funcⁿ.

$$f(A, B) = \sum m(0, 2, 3)$$



It is possible to realize multi-o/p functions or cks.



Q: Realize $16:1$ MUX using :

(i) 8x1 MUX

$$n_1/n_2 = 2$$


(ii) 4x1 MUX

$$n_1/n_2 = 4$$

n_2


Select I/p = $\underbrace{A}_{\text{MSB}} \quad B \quad C \quad D$

(i)




A	Y	
0	Y_1	\checkmark MUX ₁ , \times MUX ₂
1	Y_2	\times MUX ₁ , \checkmark MUX ₂

Since the control lines is used by $A(\text{MSB})$ bit so there is no control lines, so to replace OR gate with 2:1 MUX.



Convert 8:1 MUX to 2:1 MUX :-



Q. Implementation of 16:1 MUX is possible using:


(a) 2(8:1 MUX) ~~✗~~, 1 OR and 1 NOT

(b) 2(8:1 MUX) and 1 (2:1 MUX)

(c) 3(8:1 MUX)

✓ (d) All of these

(ii) 16:1 MUX using 4:1 MUX :-



Q. How many 4×1 MUX req. to realize 256×1 MUX?

level 1: $\frac{256}{4} = 64$

level 2: $\frac{64}{4} = 16$

Total = 85

level 3: $\frac{16}{4} = 4$

level 4: $\frac{4}{4} = 1$

Q. Identify how many 2×1 MUX to realize 64×1 MUX?

level 1: $\frac{64}{2} = 32$

level 2: $\frac{32}{2} = 16$

level 3: $\frac{16}{2} = 8$

level 4: $\frac{8}{2} = 4$

level 5: $\frac{4}{2} = 2$

level 6: $\frac{2}{2} = 1$

Total = 63

Q. Realize 4 to 16 Decoder using :

(i) 3×8 Dec (3 Dec req)

(ii) 2×4 Dec (5 Dec req)

if required use minimum no. of logic gates.



(i)

3×8
 n_2


\rightarrow

4×16
 n_1

$$n_1/n_2 = \underline{2} \text{ decoder needed} + 1$$



→ Convert 3:8 Dec to 1:2 Dec :-



(ii)

$$2:4 \longrightarrow 4:16$$

$$\rightarrow = 16/4 + 1$$

$$= 4 + 1 = \underline{\underline{5 \text{ decoders needed}}}$$

Q. To realize 8:256 decoder, how many 3:8 line decoders required.

$$\text{Level-1 } \frac{256}{8} = 32$$


$$\text{Level-2 } \frac{32}{8} = 4$$

$$(32 + 4) + 1 = \underline{\underline{37}}$$

/
 Level -3

Encoder :-

It is a combinational circuit, having reverse opⁿ of the decoder.




4 : 2 ENC \Rightarrow Nibble to binary

8 : 3 ENC \Rightarrow Octal to "


10 : 4 ENC \Rightarrow Decimal to BCD

16 : 4 ENC \Rightarrow Hexa Deci to Binary



D_3	D_2	D_1	D_0	B_1	B_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

$$(B_1 = D_2 + D_3) ; (B_0 = D_1 + D_3)$$



Since it is independent of D_0 , which will give same o/p to 0000 & 0001 Input.

so,

D_3	D_2	D_1	D_0	B_1	B_0	$V(\text{valid})$
0	0	0	0	x	x	0
0	0	0	1	0	0	1
0	0	1	0	0	1	1
0	1	0	0	1	0	1
1	0	0	0	1	1	1

So, $V = D_3 + D_2 + D_1 + D_0$

Encoder with False data rejection facility

if $V = 0$ (Invalid)

$V = 1$ (Valid)

Application :-

- It is used as an interfacing circuit b/w the keyboard and system.

Priority Encoder :-

If more than one I/p line are enabled, then o/p has to be decided on the basis of priority of Input lines.

D_3	D_2	D_1	D_0	B_1	B_0	V
0	0	0	0	x	x	0
0	0	0	1	0	0	1
0	0	1	x	0	1	1
0	1	x	x	1	0	1
1	x	x	x	1	1	1

$$B_1 = D_3 + \overline{D_3}D_2 \quad ; \quad B_0 = D_3 + \overline{D_3}\overline{D_2}D_1$$

$$= \underline{D_3 + D_2} \quad = \underline{D_3 + \overline{D_2}D_1}$$

$$B_2 V = \underline{D_2 + D_2 + D_1 + D_0} = V$$

(proof)

Application:

At 2 level we can implement circuit for the following

any output

Priority function is

if more than one the line can be added & then we can
 use to be checked on the base of priority of the lines

V	B ₂	B ₁	B ₀	D ₃	D ₂	D ₁	D ₀
0	x	x	x	0	0	0	0
1	0	0	0	1	0	0	0
1	1	0	0	x	1	0	0
1	0	1	0	x	x	1	0
1	1	1	1	x	x	x	1