
Decoder :-

It is a combinational ext which convert the code one form to another form, having on input lines and noutput lines.

$$(2^{m} \ge n)$$
 $\begin{pmatrix} 2 \times 4 \\ 3 \times 8 \\ 4 \times 10 \\ 4 \times 16 \end{pmatrix}$




2: 4 or 2×4 => Binary to Nibble Dec


3:8 or 3×8 => Binary to Octal Dec

4:10 or 4×10 >> BCD to decimal Dec

4:16 or 4×16 >> Binary to hexadicimal Dec



| B1. | Bo | 9/9 |
|-----|----|--------------------------------------|
| 90 | 0 | $D_0 = \overline{B_1}\overline{B_0}$ |
| 0 | 7 | DI = BIBO |
| ſ | 0. | DZ = B, B. |
| | 1 | D3 = B1 B0 |



Low

ALE

Active - Enable Enable

E=0

 $0_3 = 0$


= ONA HILLS PLBCISO

| E=1 | 3 |
|---------|-------|
| contral | ional |
| control | 317 |

| | | AHE | ALE | |
|---|-------|-------|-------|------------------|
| • | Do | BIBOE | BIBOE | - Marchine - |
| | DI | BIBOE | BIBOE | Hamida o nome de |
| | D2 | BIBOE | BIBOE | 1 × 1 × 1 |
| | D_3 | BIBOE | BIBOE | |

CHAM

NOTE: - In the decoder circuit it we replace AND with NAND gates, circuit will work at decoder only.



Decoder with AND = 0/p is represent by Active high

NAND = 1/ Active Low

JIA 1

Do BienE


7,9,9 300/A

9 De-Multiplexer:

ALE

It is combinational circuit having reverse opn of MUX.


3,8,8




NOTE:- $IMUX \rightarrow Select lines select Ilplines$ DeMUX $\rightarrow " " O/p lines$

repulsation of Decedur O. MEX :-

Decoder can be used as DeMUX by renaming the terminals of Decoder.





Data X transtoud to olp line PI when s1=0, So=1


Application of Decodur/ DI-MUX:

It is possible to L convert swial data to parallel form.

Decoders are used in memory mapping circuits to minimize no of address lines.

It is possible to use the decoder to realize the boolean funcy. f(A18) = Em(0,213)


It is possible to realize multi- ofp functions or ckts.




Se Realize 16:1 Mux using:

(i)
$$8 \times 1 \text{ Mux}$$
 $m_{1} = 1$


(ii) $4 \times 1 \text{ Mux}$
 $m_{1} = 4$



Since the control lines is used by A(MSB) bit so there is no control lines, so to replace or gate with 2:1 MUX.



Convert 8:1 MUX to 2:1 MUX)=



D: Implementation of 16:1 MUX is possible using:

71 = 19

it is de

· p byo.


(a) 2(8:1 MUX) \$, 1 OR and 1 NOT

(b) 2(8:1 MUX) and 1 (2:1 MUX)

(c) 3 (8:1 MUX)

(d) we of these

(ii) 16:1 MUX using 4:1 MUX:



Total =

85

Total = 63

level 1:
$$\frac{256}{y} = 64$$


level 2:
$$\frac{64}{y} = 16$$

level 3:
$$\frac{16}{y} = 4$$

Q: Identify how many 2×1 MUX to realize 64 XIMUX,

4 to 16 Decoder (3 Dec req) (i) 3×8 Dec (5 Die rea) (ii) 2 xy Dec no of logic gates. use minimum (i) decoder 149014 D ć ō A(MSB) (msB) 1:2 DEC

15



1:2 DECODER

$$2: \underline{y} \longrightarrow 4: \underline{16} \rightarrow = \underline{16}\underline{y} + \underline{1}$$


$$= \underline{y} + \underline{1} = \underline{5} \stackrel{\text{decodes}}{\text{needed}}$$


2: To realize 8: 256 Decoder, how many 3:8 line decoders required.

Level
$$\frac{256}{8} = 32$$
 $(32+4) + 1 = 34$

Encoder:


It is a combinational circuit, having reverse oph of the decoder.





| 11 | Dz | D2 | 0, | Do | ß, | Bo | |
|------|----|----|-------------|------|----|-------|--------------------|
| 4 00 | 0 | 0 | ٥ | t th | 0 | 1,000 | rishoot Rishoot |
| | 0 | 0 | 1 | 0 | 0 | 1 | |
| | 0 | I | ٥ | Ø | ı | 0 | |
| | Ī | 0 | 0 | ٥ | .1 | 061 | c(|
| | Be | 0 | -9 ⊕ | - a | | 1 4- | 10 |

$$(B_1 = D_2 + D_3)$$
 , $(B_0 = D_1 + D_3)$



Since it is independent of Do,

Bo which will give same o/p to ooou &

oool Input.

| 50/ | | D ₇ | PL | of D ₁ | Poses | R, | Bo | V(valid) |
|-----|---|----------------|----|-------------------|-------|--------|-------|----------|
| | - | 0 | 0 | 0 | 0 | × | × | 0 |
| | | 0 | 0 | D | J | 0 | 5 t b | 1,9 |
| | | 0 | 0 | ı | 0 | - C: O | 1 | 11 |
| | | 0 | ţ | 18 6 | 0 | ्मज्ञ | 0 | 13 |
| | | ţ | D | 0 | O | 1 | -1 | - 1,0 |
| | | | | | | | | |

$$SO_1 \qquad V = D_2 + D_2 + D_1 + D_0$$

Encoder with False data rejection facility

if
$$V = 0$$
 (Invalid) $V = V$ (Valid)

Application:

It is used as an intertacing circuit b/w the keyboard and system.

Parianity Encoder:

If more than one I/p line are inabled, thin a o/p has to be decided on the basis of priority of Input lines.

| D: | 7 0 | 2 | D, | Do | 1 | Ø, | Bo | V |
|----|-----|---|----|----|---|----|----|---|
| Ċ | | 0 | 0 | O | | × | × | 0 |
| C |) | 0 | O | 1 | | 0 | 0 | 1 |
| (|) | 0 | 1 | × | | 0 | 1 | 1 |
| (| 5 | 1 | × | × | | ı | 0 | 1 |
| | 1 | × | * | У | | 1 | ١ | 1 |

$$B_{1} = D_{3} + \overline{D_{3}}D_{2} \qquad ; \quad B_{0} = D_{3} + \overline{D_{3}}\overline{D_{2}}D_{1}$$

$$= D_{3} + D_{2} \qquad = D_{3} + \overline{D_{2}}D_{1}$$

$$B_2 V = D_2 + D_1 + D_0$$

-: croft o Maga

and existent.

es out and placement

If may then one Tip him our mobiled , then so ofposite to be about of privately at Importance.