


Q. Consider a hypothetical CPU which supports 4-interrupts (I_1, I_2, I_3, I_4) with the resp. service time of (20ns, 40ns, 60ns & 30ns). Response time of an interrupt is 2ns. I_1 has the highest priority. I_4 has the least priority. What is the range of time required to service I_4 when the interrupts may or may not occurs simultaneously.

$$\text{Total Time} = \text{Response time} + \text{Service time} \\ (\text{RT}) \qquad \qquad \qquad (\text{ST})$$

$$\begin{aligned} \text{Minimum time required for } I_4 &= \text{only } I_4 \text{ intr present} \\ &\quad (\text{without simultaneous occurrence}) \\ &\qquad \qquad \qquad \text{i.e.} \end{aligned}$$



$$\begin{aligned} \text{Maximum time required for } I_4 &= \text{All 4 Interrupts present} \\ &\quad (\text{simultaneous occurrence}) \\ &= I_1 + I_2 + I_3 + I_4 \\ &= (2+20) + (2+40) + (2+60) \\ &\qquad \qquad \qquad + (2+30) \\ &= (158 \text{ ns}) \end{aligned}$$

$$[\text{Range} = 32 \text{ ns to } 158 \text{ ns}]$$

Q. Consider 32-bit hypothetical CPU operated with a 500 MHz clock. Following program is executed in the given CPU. Program is stored in the memory with a starting address $(1000)_{10}$. System supports word addressable memory. Memory reference consumes 4-cycle. ALU opⁿ consumes 3-cycle. And register reference (RR) consumes 0-cycles.

<u>Instⁿ</u>	<u>Meaning</u>	<u>size in Bytes</u>
MOV $r_0, (2000)$	$r_0 \leftarrow M[2000]$	12 (3w)
MOV $r_1, [3000]$	$r_1 \leftarrow M[3000]$	8 (2w)
Add @4000, r_1	$M[4000] \leftarrow M[4000] + r_1$	12 (2w)
MUL r_0, r_1	$r_0 \leftarrow r_0 * r_1$	8 (2w)
MOV $3(r_0), r_1$	$M[3+r_0] \leftarrow r_1$	8 (2w)
Halt	M/C halts	4 (1w)

(a) If an interrupt occurs during the execution of Halt instⁿ. What could be the return Address pushed into a STACK.

(b) Program execution time ?

(a) Mem storage

I_1 : 1000 - 1002

I_2 : 1003 - 1004

I_3 : 1005 - 1007

I_4 : 1008 - 1009

I_5 : 1010 - 1011


I_6 : 1012

1013

:

:

:



(b)

	IF	EC		OF	PD	WB
		ID	OF			D
I_1	LMR	2MR	S1	X	X	LRR
I_2	LMR	LMR	LMR	X	X	LRR
I_3	LMR	2MR	2MR	LRR	LALU	2MR
I_4	LMR	LMR	LRR	HRR	LALU	LRR
I_5	LMR	LMR	LRR	X	X	LRR + LALU + FMR
I_6	LMR	X	X	X	X	X

$$\text{Program Exec. time} = \left[(2 \text{IMR} * 4c) + (3 \text{ALU} * 3c) \right]$$

$$\text{cycle time (c)} = \frac{1}{\text{clk freq (Hz)}} = \frac{1}{500 \text{MHz}}$$

$$c = 2 \text{ns}$$

so, (Prog exe time = 186 ns)

RISC vs CISC

RISC (Reduced Instⁿ set computer) characteristics -

- supports more register
- reg-to-reg reference CPU
- support less addressing modes
- support fixed-length Instⁿ
- Implement Pipelining successfully
- CPI (cycles per Instⁿ) = 1
- It is a super computer

- It is used in real time application
- It is an Expensive computer
- It contains smaller Instruction Set
- It uses hardwired control unit

Eg:- Motorola processors, Power-PC processors, ARM-processors

CISC (complex Instⁿ set computer) characteristics:-

- Supports less registers
- supports more Addressing modes
- It support variable length instⁿ.
- Pipeline is not implemented
- CPI $\neq 1$
- It is a general purpose computer, used for personal application
- Less Expensive processor
- Contains larger Instⁿ set

- It uses micro-programmed CPU

Eg :- Intel Pentium series computer

Q Register organization in RISC CPU :-


- RISC processor supports more registers categorized into 4 groups :
 - Global Registers (G)
 - Local Registers (L)
 - IN - Registers (C) common
 - OUT- Registers (C)
- In the RISC CPU register window is formed by grouping the IN, LOCAL & OUT Registers.



- Global registers are accessible by all the windows therefore no. of reg present in the window is -

$$\text{Window size} = \underbrace{L}_{\text{LOCAL}} + \underbrace{2c}_{\text{IN} + \text{OUT}} + \underbrace{g}_{\text{GLOBAL}}$$

- In the RISC CPU register windows are organized in a overlapping order. One window OUT reg are used as IN-registers in another window.



* no. of register in $(\text{CPU} = w(L+c) + g)$

where w is no. of windows

L " LOCAL REG

c no. of IN or OUT (anyone)

g no. of GLOBAL REG

* since IN and OUT reg are overlapping so
count them as 1 not as 2

- Q. Consider a hypothetical CPU which supports 32-register windows organized in a overlapping order. CPU contain 20 global reg, 10 local reg, 15-IN reg, 15-OUT reg. what is window size and register file size in the CPU.

$$\begin{aligned}\text{Window size} &= L + 2C + g \\ &= 10 + 2(15) + 20 \\ &= \underline{\underline{60}}\end{aligned}$$

$$\begin{aligned}\text{Reg-file size} &= w(L+C) + g \\ &= 32(10+15) + 20 \\ &= \underline{\underline{820}}\end{aligned}$$

(COMPUTER ORGANIZATION)

Computer system contains 3-fundamental components named as - CPU, memory and I/O.

CPU organization :-

CPU contains 3 internal components used to process the instⁿ named as registers , ALU, control unit (CU) .

Register :-

- It is a internal storage component in the CPU .



Mandatory registers are -

- (i) PC (program counter) : holds the Instⁿ addr
- (ii) IR (Instⁿ registers) : Holds the Instⁿ (opcode)
- (iii) ACC (Accumulator) : Holds I/p & O/p of ALU
- (iv) TR (Temp reg) : Hold source 2 (not visible to user)
- (v) MAR (~~Holds Reg~~ Mem Address ~~mem Addr~~) : Holds the memory address connected to Address BUS.
- (vi) MBR (Mem Data or MDR Reg) : Holds the mem content
- (vii) SP (stack pointer) : Holds the Top of stack address

(viii) Flag registers : Holds the Instⁿ status

(ix) GPR (general purpose reg.) : Holds the Data

Organization -





Micro- Operation :-

- Micro- opⁿ is a primitive or fundamental or elementary opⁿ in the base h/w.
- Opⁿ which is directly executed in the base H/W without further decomposition is called as micro-opⁿ.
- Opⁿ which completes its execution within 1-cycle is known as micro- opⁿ.
- Micro-opⁿ design is the responsibility of the designer because designer only knows the control signal in the base H/W.
- User - point of view Reg-to-Reg transfer opⁿ is a one-kind of micro -opⁿ.
- Micro-instⁿ is designed by the designer which contains one - or - more micro-opⁿ still it takes 1-cycle to complete because all the micro -opⁿ which are defined in the micro-instⁿ is running in parallel.

$M\ Inst^n \rightarrow 1\ M\ -op^n \rightarrow 1\ -cycle$

$M\ Inst^n \rightarrow 1000\ M\ -op^n \rightarrow 1000\ -cycle$



Micro-prog is a sequence of micro-opⁿ used to perform the meaningful action in a base H/W.



Micro-Program :-

- Common M-prog used in the first execution is,

(i) Instruction - Fetch (IF) :-



M-Prog


T₁: PC → MAR ; PCout , MAR_{in}

T₂: M[MAR] → MBR ; MARout , MBR_{SB} { } _{SYS BUS}

PC + I → PC ; PCout , INC , PC_{in} { } _{LOCAL BUS}
(constant)

T₃: MBR → IR ; MBR_{out} , IR_{in}


(ii) Instruction - Decode (ID) :-




$T_1: IR \rightarrow \text{Decoder}; \quad IR_{out}, \text{Deco}_{in}$

(iii) Operand Fetch (OF) :-

(a) Direct Addressing



eg:- LOAD [2000]
 $Acc \leftarrow M[2000]$




MProg :-

$T_1: IR[\text{Addr}] \rightarrow MAR; \quad IR_{\text{Addr}\ out}, MAR_{in}$


$T_2: M[MAR] \rightarrow MBR; \quad MAR_{out}, MBR_{RSB\ in}$

$T_3: MBR \rightarrow Acc; \quad MBR_{out}, Acc_{in}$

(b) Indirect Mode :-



Eg:- LOAD @2000 ; \rightarrow Acc $\leftarrow M[2000]$



M-Prog :-

$T_1 : IR[Addr] \rightarrow MAR ; IR Addr_{out}, MAR_{in}$

$T_2 : M[MAR] \rightarrow MBR ; MAR_{out}, MBR_{SBin}$

$T_3 : MBR \rightarrow MAR ; MBR_{out}, MAR_{in}$

$T_4 : M[MAR] \rightarrow MBR ; MAR_{out}, MBR_{SBin}$


$T_5 : MBR \rightarrow Acc ; MBR_{out}, Acc_{in}$

(iv) Process Data :- M-prog varies depends on opcode so, it is not a common Mprog.

(v) Write Back :-

(a) Using Direct Model -

eg:- STA [2000] ; $M[2000] \leftarrow Acc$



$T_1 : Acc \rightarrow MBR ; Acc_{out}, MBR_{in}$


$T_2 : IR[Addr] \rightarrow MAR ; IR Addr_{out}, MAR_{in}$

$T_3 : MBR \rightarrow M[MAR] ; MBR_{SBout}, MAR_{out}$

T_1, T_2
can be interchanged

(vi)

Interrupt Subprogram :-




M-Prog -

$T_1 : PC \rightarrow MBR$; PC_{out}, MBR_{in}

$T_2 : SP \rightarrow MAR$; SP_{out}, MAR_{in}

$T_3 : MBR \rightarrow M[MAR] \text{ (SYS-BUS)}$; MBR_{SBout}, MAR_{out}

Vector Addr \rightarrow PC (Local BUS); VA_{out}, PC_{in}



Q. Consider the following micro-program :

T₁: PC → MBR

T₂: X → MAR

T₃: MBR → memory

Y → PC

which one the following is satisfy by above MProg ?

- (a) IF
- (c) cond JMP

(b) OF

✓ (d) Interrupt

→ Control Unit Design :-

Pre-requirements :-

- ↳ How many control signals are present in Base H/W
- ↳ How many instⁿ are implemented in Base H/W
- ↳ How many μ-opⁿ are required for each instⁿ
- ↳ what are the control signals required for each μ-opⁿ, for each instruction.

After finalizing the above requirements CV is implemented using the following approaches :

↳ Hardwired - approach

↳ Micro - programmed approach

Hardwired CU :-

- In this design control signal is expressed in a sum of product expression format.
- Control expression is directly realized by the independent hardware.
- It is a fastest CU.
- It is used in Real-time application.
- Even minor modification requires, redesign & reconnection of a control signal, hence it is not flexible.
- It is not suitable in the design & testing phases.
- RISC control unit is hardwired control unit.

Sample CU:-

(i) control signal's in H/W = { s_0, s_1, s_2, s_3 }

(ii) Instⁿ in H/W = { I_1, I_2, I_3 }
↓ ↓ ↓
+ * /

$$\text{opcode} = \log_2 3 = 2\text{-bit}$$

00	-	undefined
01	-	$I_1 (+)$
10	-	$I_2 (*)$
11	-	$I_3 (/)$

(iii) no. of Mopⁿ per instⁿ = { T_1, T_2, T_3, T_4 }

i.e All instⁿ (I_1, I_2, I_3) takes 4-cycles

(iv)

M-op ⁿ / Inst ⁿ	I_1	I_2	I_3
T_1	s_0, s_1, s_2	s_0, s_1	s_1, s_2, s_3
T_2	s_0, s_1	s_2, s_3	s_3, s_1
T_3	s_0, s_2	s_2, s_1	s_3, s_0, s_2
T_4	s_3, s_0	s_3, s_2, s_1	s_0, s_3

Now in Hardwired - CV

(CS : SOP Format)

$$S_0 = T_1(I_1 + I_2) + T_2(I_1) + T_3(I_1 + I_2) + T_4(I_1 + I_2)$$

$$S_1 = T_1(\underbrace{I_1 + I_2 + I_3}_1) + T_2(I_1 + I_3) + T_3(I_2) + T_4(I_2)$$

$$S_2 = T_1(I_1 + I_3) + T_2(I_2) + T_3(\underbrace{I_1 + I_2 + I_3}_1) + T_4(I_2)$$

$$S_3 = T_1(I_3) + T_2(I_2) + T_3(I_3) + T_4(\underbrace{I_1 + I_2 + I_3}_1)$$

Q. Consider the following control expressions used to generate CS on CU. During the execution of a I_4 instⁿ, In which μ -opⁿ CS is disabled in the M/W.

$$X_{in} = T_1 + T_2(I_2 + I_3) + T_3 + T_4(I_1 + I_4)$$

$$\cdot \begin{bmatrix} I_1 \\ I_2 \\ I_3 \\ I_4 \end{bmatrix}, \begin{bmatrix} I_2 \\ I_3 \end{bmatrix}, \begin{bmatrix} I_1 \\ I_2 \\ I_3 \\ I_4 \end{bmatrix}, \begin{bmatrix} I_1 \\ I_4 \end{bmatrix}.$$

I_4 is not

present in Cycle-2 or T_2 M-opⁿ

so,

I_4 CS of I_4 is disabled in


T_2

Micro-programmed CU :-

- In this design control memory is programmed with μ -programs.
- Control memory is a permanent memory i.e ROM
- In this design micro-sequencer unit is present used to generate the μ -instⁿ address in a sequence.

- Control memory is associated with a CAR and CDR register used to hold the control memory address & content respectively.


- Binding Process is




- In the control memory, $\mu\text{-inst}^n$ is stored in the following format :

$\mu\text{-inst}^n \rightarrow$ combination of control signals

$$(s_0, s_1, s_2, \dots)$$




Eg-1: $M\text{-inst}^n \{ T_1 : S_0, S_2 \}$ design without branch
Logic -



operational state

Fetch the $\mu\text{-inst}^n$ from the ROM



no branch logic given

M-sequence unit → CAR


Eg-2: M-instrⁿ { T_i: S₀, S₂ } design with 'NZ' branch logic

11	01	S ₀ S ₂	2000
----	----	-------------------------------	------



operational state

Fetch the M-instrⁿ from the ROM




2000 → M-seq No change in ~~seq~~ M-seq


Mseq → CAR

Mseq → CAR

- Based on the style of representing the control signal $\mu\text{-inst}^n$ is of two kinds :




- Based on the kind of $\mu\text{-inst}^n$ program in the control memory (CM) , control unit (CU) is of two types:




Horizontal μ -programmed CPU:-

① control signal in the H/W = { s_0, s_1, s_2, s_3 }

② Decoded form of CS = 1-bit / CS



control field of cw (control word)



③ μ -Instⁿ design -

I_1 : $T_1 = \{ s_0, s_1, s_2 \}$

-	-	0111	-
---	---	------	---

$$T_2 = \{ s_0, s_1 \}$$

-	-	0011	-
---	---	------	---

$$T_3 = \{ s_0, s_2 \}$$

-	-	0101	-
---	---	------	---


$$T_4 = \{ s_0, s_4 \}$$

-	-	1001	-
---	---	------	---

Stored
into
ROM

④ operational state -

Fetch the T_1 from the ROM (control memory)



No-branch logic

M-seq unit \rightarrow CAR

Then T_2 will be fetch and so on -

Vertical μ-programmed CU :-


① CS in the H/W = $\{ S_0, S_1, S_2, S_3 \}$

② Encoded form of a = $\frac{\log_2 4}{CS} = 2\text{-bits / CS}$

\downarrow
Function code (FC)

FC	CS
00	S_0
01	S_1
10	S_2
11	S_3


control Field




- ③ "μ-inst" Design uses multiple tune codes in the control field to represent the multiple signals.

I₁:

$$T_1 = \{S_0, S_1, S_2\}$$




$$T_2 = \{S_0, S_1\}$$




Stored
in
ROM

$$T_3 = \{S_0, S_2\}$$



④ Operational state

F1: Fetch T₁ from the ROM



Horizontal μ-prog CU VS Vertical μ-prog CU

- In this design control signal expressed in decoded binary format i.e 1-bit/cs
- It support longer control word.
- No - need of external decoders to generate the es, so it is faster than vertical version
- In this design, CS is expressed in a encoded binary format i.e - $\log_2 N$.
- It support shorter cw.
- Need of a external Decoders to generate es, so it is slower than horizontal

- It allows high degree of parallelism i.e (0 or more than 0)
 - It is a bit flexible compared with hard-wired control unit.
 - It is very complex to implement therefore this concept is not in practice
- !
- It allows low degree of parallelism i.e (0 or 1)
 - It is more flexible
 - It is used in CISC computers
 \therefore default μ -programmed CU is vertical-control unit.

NOTE:- Ascending order of a CU design in term of


(a) speed (Vertical < Horizontal < Hardwired)

(b) Flexibility (Hardwired < Horizontal < Vertical)

Q: Consider a hypothetical CU which supports 4K CW memory. Hardware contains 48 CS's, 16 Flag's and uses 16-branch condition. What is the size of a CW in bits, and control memory in bytes using -

(a) Horizontal μ -prog CU

(b) Vertical μ -prog CU



$$\begin{aligned} \log_2 16 &= 4 \text{ bits} \\ &= 4 \text{ bits} \end{aligned}$$

$$\log_2 16$$

$$\begin{aligned} \log_2 4K &= 12 \text{ bits} \\ &= 12 \text{ bits} \end{aligned}$$

$$\log_2 4K$$

Since size of control field depends upon type
i.e. Horizontal or vertical config -

Horizontal

$$\text{no. of bits (CF)} = \text{CS's in H/W}$$

$$CF = \underline{48\text{-bits}}$$

$$\begin{aligned} \text{so, CW size} &= 4 + 4 + \underline{48} + 12 \\ &= 68\text{-bits} \end{aligned}$$

code-mem

$$\text{size} = 4K (\text{CW})$$

$$= 4K \times 68$$

$$= \left(\frac{4K \times 68}{8} \right) \text{ bytes}$$

$$= \underline{34KB}$$

Vertical

$$\text{no. of bits (CF)} = \log_2 (\text{CS's in H/W})$$

$$= \log_2 48$$

$$CF = \underline{6\text{-bits}}$$

$$\begin{aligned} \text{CW size} &= 4 + 4 + 6 + 12 \\ &= 26\text{-bits} \end{aligned}$$

code-mem

$$\text{size} = 4K (\text{CW})$$

$$= 4K \times 26$$

$$= \left(\frac{4K \times 26}{8} \right) \text{ Bytes}$$

$$= \underline{13KB}$$

NOTE:- In all the above cases we restricted the no. of CS per μ-inst to 1 i.e

LCS / μ-inst for both Horizontal
and vertical config

Q. A μ-prog ev supports 400 CS's. μ-instⁿ is designed with 5 CS's what is the size of μ-instⁿ when the instruction is designed without branch logic.

Default μ-prog ev is vertical ev

$$\text{so, size of function codes} = \log_2 400 \\ = 9 \text{ bit/CS}$$


$$\text{and size of } \mu\text{-inst}^n = 9 \times 5 \\ (\text{CW}) \\ = 45 \text{ bits}$$

as 5 CS will be represented by 9-bits.

Q. Consider a hypothetical CU which supports 5-groups of a mutually exclusive CS's described below.

Group	g_1	g_2	g_3	g_4	g_5
CS	1	10	20	30	40

How many bits are saved using vertical over horizontal programming.



H : 40-bits 30-bits 20-bits 10-bits 1-bit

v : $\log_2 40$ $\log_2 30$ $\log_2 20$ $\log_2 10$ $\log_2 1$

\downarrow \downarrow \downarrow \downarrow \downarrow
 6 5 5 4 1-bit

Horizontal Design

BC	FLAG	q_1	q_2	q_3	q_4	q_5	ADDR
		1	10	20	30	40	

$$(HCW = 101\text{-bit})$$

Vertical Design

BC	FLAG	q_1	q_2	q_3	q_4	q_5	ADDR
		1	4	5	5	6	

$$VCW = 21\text{-bits}$$

$$(6\text{ bits saved} = 101 - 21 = 80 - 6\text{ bits})$$

- Q. Consider a hypothetical computer which supports 120 instⁿ. Each instⁿ takes 10 cycles to complete. Hardware contains 200 CS's, 16-Flags, 22-branch-conditions. CPU uses Horizontal μ-programming to represent CS. What is the size of a CAR and CDR registers when the μ-instⁿ uses 1-addr Format to control the branch-logic.

Horizontal EV

$$cs' \text{ in } H/W = 200$$

$$\begin{aligned} \text{decoded form of } CS &= 16H/CS \\ &= 200-\text{bits} \end{aligned}$$

M-Instⁿ design with default 'CS'

BC	FLAG	CF	CM	ADDR
----	------	----	----	------

$$\log_2 32 \quad \log_2 16 \quad cs'/s \quad \underline{11\text{-bits}}$$

$$5\text{-bit} \quad 4\text{-bit} \quad 200\text{-bits}$$

$$Inst^n \text{ in the CPU} = 120$$

$$\text{cycle / Inst} = 10$$

$$\text{i.e. } Mop^n / \text{Inst} = 10$$

$$\text{Total no. of } Mop^n = 120 \times 10$$

$$= 1200$$

Programmed

into ROM

$$\text{So, Addr size} = \log_2 1200$$

$$= \underline{(11\text{-bits})}$$