


ADD	r_0	$@r_1$
-----	-------	--------



$$r_0 \leftarrow r_0 + M[r_1]$$

IRR

IRR

IRR

+
IMR

[reg-name]

this means ↗

reg contains
some special
info

6. Index addressing Mode :-

(Analysis :-

char a[10];

Memory storage

2000	a[0]
2001	a[1]
2002	a[2]
2003	a[3]
2004	a[4]
2005	a[5]
2006	a[6]
2007	a[7]
2008	a[8]
2009	a[9]
:	

Base Address = 2000

Index values [0 to 9]

(a) Random addressing

eg - $a[4]$

MOV	r_0	#4
MOV	r_1	2000(r_0)

" r_0 is index reg"

$$r_1 \leftarrow M[2000 + [r_0]]^4$$

2004

eg :- $a[8]$

MOV	r_0	#8
MOV	r_1	2000(r_0)

$$r_1 \leftarrow M[2000 + r_0]^8$$

2008

(b) Linear addressing

① Starting address onwards i.e $a[0], a[1], \dots$

(Pre Inc)

MOV r_0 #1FFF

MOV	r_1	$+(r_0)$
-----	-------	----------

$$r_0 \leftarrow [r_0] + 1$$

1FFF
2000

$$r_1 \leftarrow M[r_0]$$

2000

(Post Inc)

MOV r_0 #2000

MOV	r_1	$(r_0) +$
-----	-------	-----------

$$r_1 \leftarrow M[r_0]$$

2000

$$r_0 \leftarrow (r_0) + 1$$

2000
2001

② Ending address onwards i.e $a[9], a[8], \dots, a[0]$

(Pre Dec)

MOV	r_0	#200A
MOV	r_1	$-(r_0)$

$$r_p \leftarrow [r_0] - 1$$

$\underbrace{200A}_{2009}$

$$r_1 \leftarrow M[r_0]$$

$\underbrace{2009}_{2009}$

(Post Dec)

MOV	r_0	#2009
MOV	r_1	$(r_0) -$


$$r_1 \leftarrow M[r_0]$$

$\underbrace{2009}_{2009}$

$$r_0 \leftarrow [r_0] - 1$$

$\underbrace{2009}_{2008}$

- Index AM is used to access the random array elements from the memory. In this style of accessing, two parameters required. i.e (Base add + index value)



starting addr
of an array

Present in the
Addr field of
an Instn

Position of an
array element

Present in the
Index
(Ri)

In this mode EA is obtained by adding the constant value to content of an index register i.e

$$EA = \underset{\substack{\text{addr} \\ \text{field} \\ \text{value}}}{\text{constant}} + [R_i]$$

$$\text{Data} = [EA]$$

$$= [\underset{\substack{\text{addr} \\ \text{field value}}}{\text{constant}} + [R_i]]$$


Actions :-

LRR → to get the index value

LALV → to calculate the EA

LMR → to access the 'Data'

Inst
Design



constant



Base Addr

Index Reg name


R_i

Index


EA



Eg:-




r₀ is a Index register




NOTE:- When the CPU support both Base and Index registers then we can store Base addr & Index value into a respective registers. Later Base and Index register names are maintained in Addr Field of an inst".

Eg:- In 8086 MP



MOV BX, #2000

MOV SI, #4



$$AX \leftarrow M[BX + CI]$$

7. Indirect - Indexed AM :-

In this mode EA is in the memory, the resp EA is calculated by adding the index value to Base Address.

$$EA = \left[\begin{array}{l} \text{Addr field value} \\ + [Ri] \end{array} \right]$$

$$\text{Data} = [EA]$$

$$= \left[\left[\begin{array}{l} \text{Addr field value} \\ + [Ri] \end{array} \right] \right]$$

EA
Data


Actions :-

IRR → to get the Index value

IALV → to calculate address of EA

IMR → to get the EA


IMR → to access the data



* since this AM has more memory-reference overhead so it is not in practice.


8. Auto - Indexed AM :-

- This mode is used to access the linear array elements from the memory. In this style of accessing only one parameter is required i.e (base address).



- In this mode EA is obtained either by incrementing or decrementing the base register content with a step size.
- Step size depends on a word-length of a CPU, so it is a fixed constant.

$$(EA = [R_b] + \text{step-size})$$



Actions :-


IRR → to get Base address

LALV → to calculate the EA



IMR → to access the Data

Pre-Auto Indexed

Instⁿ Design :



- Post - Auto Indexed



{ r_1 is Base register }

Transfer of Control flow AM :- (TOC)

- These modes are concentrate on the location of next Instruction.
- when the program contains control structures then program control is transferred from the current loc to target Loc during its execution, i.e

1000 : I_1

1001 : I_2

1002 : I_3 (goto ℓ_1)

1003 : I_4

: :

(ℓ_1) 2000 : BI_1


2001 : BI_2

2002 : BI_3

: :

Execution :-

-t : 1000



AM's req to calculate th
EA

$$\begin{array}{c} EA \\ \downarrow \\ EA = 2000 \end{array}$$

$$PC = 1003 \quad 2000$$


$$PC: 2000 \quad [BI_1] \longrightarrow [BI_1] \quad PC: 2001$$

- Transfer of control instⁿ (Jump or Branch or Skip) are used to implement the control structure in the Base Hardware.
- Transfer of control Instⁿ are implemented with the following addressing mode to calculate the EA (Branch address or target address)




 Relative / PC-relative AM Based / Base-Reg AM


- To analyze the above AM, let us consider the 8086 memory organization as a reference model. (1MB memory organized into 16 logical segments with a segment size of 64 KB)



Case I : Intra segment (TOC)



Case II : Inter segment (TOC)



1. PC - Relative addressing mode :-

- when the target address is present in the same segment then during the program execution control will be transferred within the segment known as Intra segment Toc.

- It is used to implement the above opⁿ.
- In this mode EA is calculated by adding the relative value to PC.
- Relative value means distance b/w the current loc to target LOC. It is a signed constant, present in the address field of an Instⁿ.

$$\begin{array}{rcl} EA & = & PC + \text{Addr field value} \\ \downarrow & & \downarrow \\ \text{Next} & & \text{current} \\ \text{Inst"} & & \text{LOC} \\ \downarrow & & \downarrow \\ \text{Loc} & & \text{Relative} \\ & & \text{value} \end{array}$$

$$(PC \leftarrow PC + \text{relative value})$$

2. Base - Register AM :-

- When the target Instⁿ is present in the different segment, then during the program execution control will be transfer b/w the segments known as Inter-segment TOC.
- It is used to implement the above operation.
- In this mode EA is calculated by adding the relative value to base register.

$$EA = [R_b] + \text{Addr field value}$$

↓ ↓
Next Target Addr field
Instⁿ segment value
Addr Base Addr

$$(PC \leftarrow [R_b] + \text{relative value})$$

NOTE:- Both AM's are suitable for prog relocation at Run-time.

Base-Reg AM is best suit to write the position independent code.

Q. Consider a hypothetical CPU which support 4W Instⁿ stored in a memory with a starting Address (400)₁₀. 1st word of Instⁿ specify the Opcode and remaining words of the Instⁿ specify the address part. Word length of CPU is 32-bit. Address field of Instⁿ contains (-42). What is the target address when the opcode is designed with a ~~as~~:

(a) relative addressing mode.


(b) base register addressing mode

(Assume R_b = 800) (~~I₁~~^{I₁} is Jump instⁿ)

MEM: Byte addressable (Default config)

$$\text{Inst}^n \text{ size} = 4W = 4 \times 32b = 4 \times 4B = 16 \text{ Bytes}$$

(16 cells of storage
required for one Instⁿ)



Opcode	Addr
JMP	-42

(a) Relative AM:

$$EA = PC + \text{relative value}$$

$$= 416 + (-42)$$

$$= 374$$

$$(PC = 374)$$

EC

(b) Base - Reg AM:

$$EA = (R_b) + \text{relative-val}$$


$$= 800 + (-42)$$

$$= 758$$

$$(PC = 758)$$

EC

Q. Consider 16-bit hypothetical CPU which supports LW long instⁿ. Instⁿ format contains 8-bit opcode & 8-bit address field. Instⁿ is placed in a byte-addressable memory with a starting address (200)₁₀. Opcode is designed with a PC relative JMP opⁿ. During its exec. control will be transferred to (142)₁₀ location. What is the relative value in Hexadecimal.




$$PC = PC + \text{rel. value}$$

$$142 = 202 + \text{rel}$$

$$\text{rel} = -(202 - 142)$$

$$= -(60)$$

Represent 60 into 8-bit binary



Q. Consider 1 GHz clock-frequency processor, which uses different operand accessing modes described below. Assume that MR consumes 5-cycles, ALU computation consumes 3-cycles and 0-cycles consumed when the data is present in register. What is the avg. operand fetch rate of CPU (million words per second).

Operand Accessing mode	Frequency (%)
Immediate	20
Reg	20
Direct	10
In-direct	20
Reg-indirect	20
Indexed	10

$$\text{Cycle time} = \frac{1}{\text{clk frequency}}$$

$$= 1 \text{ ns}$$

$$\text{Av. time taken to fetch operand (LW)} = \frac{\sum (\text{freq. of inst}^n * \text{time-taken})}{\text{Total inst}^n}$$

$$\begin{aligned} T_{av} &= (20 \times 0) + (20 \times 0) + (10 \times 5 \text{ cycles}) + (20 \times 10 \text{ cycles}) \\ &\quad + (20 \times 5 \text{ cycles}) + (10 \times 8 \text{ cycles}) \\ &= 100 \end{aligned}$$

$$(T_{av} = 4.3 \text{ ns})$$

Thus 1 word takes 4.3 ns

$$50 \text{ in } 4.3 \times 10^{-9} \text{ s} \rightarrow 1 \text{ word}$$

$$50, \text{ in } 1 \text{ s} = \frac{1}{4.3 \times 10^{-9}}$$

232.5 million word/sec

- Q. 16-bit CPU which support LW instⁿ stored in a byte addressable memory with starting addr (800)₁₀. Instⁿ contain 8-bit opcode & 8-bit address field.

Processor register $r_0 = 200$ when $inst^n$ is designed with a memory-based AM then address field contain 100. Memory content at 100 is 150.

Calculate EA when the $inst^n$ is designed with:

- (a) Immediate addressing mode
- (b) Register AM
- (c) Direct AM
- (d) Indirect AM
- (e) Reg-indirect AM
- (f) Indexed - AM with R_0 as index register
- (g) Pre-auto increment AM with R_0 as a base register.
- (h) Post - auto decrementation AM with R_0 as base register.
- (i) PC - relative AM
- (j) Base - register AM with R_0 as base register.

Instruction Set :-

- In the CPU design, 3 category of instⁿ are present name as data-transfer instⁿ (MOV, LOAD, STORE, PUSH, POP, IN, OUT), Data manipulation instⁿ (ADD, SUB, MUL, DIV, INC, DEC, etc), Logical instⁿ (AND, OR, XOR, CMP, etc) and shift & rotate instⁿ.

NOTE :- During the exec. of a INC instⁿ, const 1 is added to reg or memory content. When it satisfy the maximum limit then count will be roll back to 0 without changing the carry flag (CY).

Instⁿ :

INC	r ₀
-----	----------------

 r₀ \leftarrow r₀ + 1

eg

INC	r ₀
-----	----------------

FF

$$\begin{array}{r} \text{r}_0 : 1111\ 1111 \\ \text{cy} \\ + 1 \\ \hline 0000\ 0000 \end{array}$$

$$\left. \begin{array}{l} \text{cy} = 0 \quad \text{and} \\ \text{r}_0 = 00 \end{array} \right\}$$

NOTE :- During the exec of DEC instⁿ constant is subtracted from the register or memory content . When it satisfies the minimum limit then the count will be roll back to maximum value without changing cy .

Instⁿ :

DEC	r ₀
	00 H

$$r_0 \leftarrow r_0 - 1$$

$$\begin{array}{r}
 \text{cy} \\
 \textcircled{2} \quad \begin{array}{r} 2 \\ 0 \end{array} \quad \begin{array}{r} 2 \\ 2 \end{array} \quad \begin{array}{r} 2 \\ 2 \end{array} \quad \begin{array}{r} 2 \\ 2 \end{array} \\
 \begin{array}{r} 0 \\ 0 \end{array} \quad \begin{array}{r} 0 \\ 0 \end{array} \quad \begin{array}{r} 0 \\ 0 \end{array} \quad \begin{array}{r} 0 \\ 0 \end{array} \\
 - \quad 1 \\
 \hline
 1 \quad 1 \quad 1 \quad 1
 \end{array}$$

$$\begin{array}{l}
 (r_0 = F) \\
 (cy = 0)
 \end{array}$$

⇒ CMP (compare)

- CMP instⁿ is used to compare 2nd operand with 1st operand.
- It invokes SUB operation during its execution.
- After SUB , result will be available in the zero and carry flags.


$$1. Z=1, cy=0 \rightarrow (op_2 = op_1)$$

$$2. Z=0, cy=1 \rightarrow (op_2 > op_1)$$


$$3. Z=0, cy=0 \rightarrow (op_2 < op_1)$$

⇒ Shift :-


- while execution of this instⁿ data bits are moving in a bitwise sequence with loss of data.



LSL



LSR



e.g:

LSL	r ₀	#3
-----	----------------	----

$$r_0 = (\text{FC}) \text{ H}$$

so,

1111 1000


1111 0000

r₀


1	1	1	0	0	0	0
---	---	---	---	---	---	---

E O

ASL :-



concept
-wise




Implementation
-wise

$$(ASL = LSL)$$

means ASL is not
practically possible

ASR :-



eg:-

ASR	r_0	#3
-----	-------	----

r_0 : FC(H)


$$r_0 : 1111 \ 1100$$

3(ASR)


$$r_0 : 1111 \ 1111$$

→ Rotate :-


- During execution of this instⁿ data bits are moving in a bitwise sequence without loss.




ROL :-




ROR :-



RCL :-



RCR :-





Ex :- RCL o/p status is

Iteration	CY status
1	Set
2	Set
3	Reset
4	Set
5	Reset
6	Set
7	Reset
8	Reset

what are the I/P values?

I/P = 1101 0100

Eg:- consider 4-bit reg



ROR

Iteration	Reg value
1	$A_0 A_3 A_2 A_1$
2	$A_1 A_0 A_3 A_2$
3	$A_2 A_1 A_0 A_3$
4	$A_3 A_2 A_1 A_0$


so, for n-bit register after n iteration

register value come back to its I/p value

RCR	Iteration	Reg value	CY
	1	$CY A_3 A_2 A_1$	A_0
	2	$A_0 CY A_3 A_2$	A_1
	3	$A_1 A_0 CY A_3$	A_2
	4	$A_2 A_1 A_0 CY$	A_3
	5	$A_3 A_2 A_1 A_0$	CY

so, in case of RCR for n-bit reg , reg comes back to its I/p form after $(n+1)$ iterations


Transfer of Control (TOC) :-



Unconditional TOC -

control of program flow will be transferred to target location without checking the condition.

Eg:- (JMP 2000)



- JMP instⁿ is used to implement the goto statement and the machine control instⁿ (halt)
- HALT is a machine control instⁿ. It invokes the uncond JMP instⁿ with starting add of halt as target address i.e

(LL: JMP LL)

while exec. of this instⁿ, control will be transferred to same location so processor will be enter into a infinite loop therefore RESET action is required to run the new program.

Code:-

1000 : I₁

1001 : I₂


1002 : I₃ (HALT)

1003 : I_y

Expected = I₁ → T₂ → I₃
o/p
sequence

Instⁿ Execution :-

- t : 1000




so, Actual O/P
sequence

$$= I_1 \xrightarrow{} I_2 \xrightarrow{} I_3 \xrightarrow{} I_3 \xrightarrow{} I_3 \dots$$

Conditional TOC :-

- While exec. of this Instⁿ, associative condition is evaluated based on the status of a previous instⁿ (flag register).
- When the condition is true, then control will be transferred to target location otherwise control will follow sequential flow.



Code :-

1000 : I₁

1001 : I₂

1002 : I₃ (DEC r₀) ; r₀ = 2








1003 : I_y (JNZ 1001)

1004 : I₅

: :
: :

Exec :-

-t : 1000



- These ~~instr~~ instⁿ is used to implement the conditional selection statements (if, switch) and various iterative statements (for, while, do).

Sub - Program :-

- Sub - Program is a re - usable / prog that means, repeatedly occurred functionality in the application is developed as a subprogram ^{only} later , refer it in the application as many times.


Characteristic :-

- (i) Single Entry / Single Exit point
- (ii) Main prog is suspended during the execution of a sub - program.
- (iii) Control will be transfer back to main program after the completion of a sub program.

Implementation:-

It is implemented in the base Hlw using the paired instruction i.e

CALL - RET



- In this implementation process STACK is used to store the return addresses.
- "Return address" is next ^{instⁿ} address after the CALL instⁿ.

Code:-

1000 : I₁

1001 : I₂

1002 : I₃ (call 2000)

1003 : I₄

: :

2000 : BI₁

2001 : BI₂

2002 : BI₃

2003 : BI₄ (RET)

2004 : BI₅

: :

Instⁿ Execution :-

- t : 1000


PC: 1000

PC: 1001

PC: 1002 $I_3 \rightarrow I_3$ PC: 1003

CALL 2000

PUSH PC



PC: ~~1003~~, 2000


PC: 2000

PC: 2001

PC: 2002.

PC: 2003 $BI_y \rightarrow BI_y$ PC: 2004

RET



PC: ~~2004~~ 1003

PC: 1003 $I_4 \rightarrow I_4$

O/p sequence = $I_1 - I_2 - I_3 - BI_1 - BI_2 - BI_3 - BI_4 - I_4 - I_5$


TOC Instn :-

Direct TOC Instn	JMP	2000	Only the PC will be affected	* <u>Direct TOC Instn</u> (EA is in Addr Field of an Instn)
	CALL	2000		
	JNZ	2000		
	CALLNZ	2000		
	JZ	2000		
	CALLZ	2000		
Indirect TOC Instn	RET			* <u>Indirect TOC Instn</u> (EA is in Memory (STACK))
	RETNZ			
	RETZ			
	etc			


TOC	unconditional	conditional
Direct	JMP 2000 CALL 2000 HALT, goto, etc	JNZ, JZ, CALLNZ, CALLZ, If, switch, for while, -etc
Indirect	RET	RETZ, RETNZ, etc

Interrupt cycle :-

- Interrupt is a signal which is generated by Internal or External hardware.
- Interrupt cycle describes the interrupt handling process.
- Interrupt cycle is connected to the inst'n cycle at the end of execution cycle so that, CPU will respond to the interrupt only after the completion of a current Instⁿ execution.



- After completion of a every instⁿ execution , CPU reads the status of an interrupt pin to detect the interrupts. i.e




- when the CPU detect the interrupt then it saves the PC value into a stack , later loading the vector address into a PC .
- Interrupt sub-programmes are referred with a vector address , (IRET/ RETI / RFE)
- Different interrupts are serviced with different sub - programs .
- All the vector addresses present in the memory called as IVT (Interrupt vector table)

- During the execution of a interrupt sub-program when the CPU encounters the IRET instⁿ, then it perform or invokes the POP opⁿ to sustane the return address into PC.
- After servicing the interrupt control will be transferred to user program.

NOTE :- Objective of a interrupt cycle is the initialization of interrupt sub-programs. In this process PC value will be saved into a STACK , later vector address is loaded into PC.


IYT (Interrupt vector Table)



$$PC \leftarrow \text{vector Addr}$$

- CPU services the interrupt based on the priority assignment (suspend the interrupt based on high priority interrupt arrival) called as nested Interrupt processing mechanism.

Types of Interrupts :-



Hardware interrupt:-

- It is a signal which is generated by the External or internal hardware components. So it may be an internal interrupt or external interrupt.
- External interrupt are generated by external devices
Eg - Power supply, Basic I/O (keyboard, printer)
- Internal interrupt is a signal which is generated by internal hardware present in the motherboard.
Eg - Temperature sensor, timer, critical sensor, invalid opcode, divide by zero, stack overflow.

- In the CPU hardware pins are reserved to hold the hardware interrupts. Eg - In 8085 MP

RST 4.5, RST 7.5, RST 6.5, RST 5.5, INTR

High  Low

Priority

In 8086 MP

INTR	Low priority
NMI	high priority

Software interrupt :-

- It is an "inst", used to execute the pre-defined I/O functions in the processor area.

Eg - system calls

Maskable interrupt :-

- It is a low priority hardware interrupt so CPU may or may not service this interrupt when it occurs.

Non-maskable Interrupt:-

It is a high priority hardware interrupt. So CPU compulsory service this interrupt when it occurs.

Vectorized Interrupt :-

This interrupt contains vector information so vector address is calculated based on the interrupt vector.

Eg :- RST 4.5

Non-vector Interrupt:-

This interrupt doesn't contain the vector information. So CPU will be sending the ACK signal and wait until the interrupt source supplies the vector address.

Eg :- INTR, INTA

Level-Trigged interrupt:-

This interrupt operates on low level and high level transition of CLK signal.

Edge-Trigged interrupt:-

This interrupt is operated based on the raising edge and falling edge transition of a CLK signal.

