


Memory Interfacing:-

- To analyze the memory interfacing, let us consider 8085 MP as a reference CPU, it contains 16 address pins to refer 64KB space with a word length of 8-bits. So 8 data bits are time multiplexed with address pins.
- In this concept CPU pins are mapped with the memory pins respectively to integrate the CPU and memory units.




READ :

Machine Instruction : LDA,[2040] ; ($\text{Acc} \leftarrow M[2040]$)


↓

CPU generates memory request



Machine cycle { # CPU cycles req. to }
completing the memory cycle

$$[T_1, T_2, T_3, T_4]$$



Actions:-

- ① Send the address

$$T_1 : ALE = 1$$

$$\begin{aligned} 40 &\rightarrow AD_7 - AD_5 \\ 20 &\rightarrow AD_5 - A8 \end{aligned}$$

- ② Send the control signal

T_2 : $ALE = 0$

$\overline{RD} = 0$ (low pulse) enabled

$\overline{WR} = 1$ (high pulse) disabled

③ Read the Data [Mem latency / Mem delay]


$T_3 \& T_4$: $ALE = 0$

$$D_7 - D_0 \rightarrow AD_7 - AD_0$$

WRITE:

Machine instruction: STA, [8060]; $M[8060] \leftarrow Acc$

↓
CPU generates the mem request



↓
Machine cycle $[T_1, T_2, T_3, T_4]$

Actions:-

① send the Address

T_1 : $ALE = 1$

$$60 \rightarrow AD_7 - AD_0$$

$$80 \rightarrow A8 - A_{15}$$

② Send the control signal

T₂:

$$ALE = 0$$

$$\overline{RD} = 1 \quad (\text{disabled})$$

$$\overline{WR} = 0 \quad (\text{enabled})$$

③ Write the Data



T₃ & T₄:

$$ALE = 0$$

$$AD_7 - AD_0 \rightarrow D_7 - D_0$$

System BUS :-

- BUS is a communication channel.
- characteristic of a BUS is shared transmission media.
- limitation of a BUS is only one transmission at a time.
- system BUS is a BUS structure used to provide the communication b/w the major components of a computer (CPU, memory, I/O)



- system BUS contains 3 category of a lines used to provide the communication namely as:-

1. Address Lines (AL's)


2. Data Lines (DL's)

3. Control lines (CL's)


AL's :-

- used to carry the address , to memory & I/O.
- unidirectional
- Based on the width of address BUS, we can determine the capacity of a memory system (Main mem size)

eg:- In 8085 μp $(A_{15} - A_8 \ A_{D7} - A_{D0})$



eg:- In 8086 μp $(A_{19} - A_{16} A_{D15} - A_{D0})$



word size = 16-bits

size of cell

so memory cell interfaced

DL's :-

- used to carry the binary code b/w CPU, Memory & I/O.
- bidirectional
- Based on the width of the DataBus, we can determine the word length of the CPU.
- Based on the word length, we determine the performance of a CPU.

Eg -

In 8085MP

AD₇ — AD₀



8 DL's



word length = 8-bit



operations are performed
on a 8-bit data code

In 8086MP

AD₁₅ — AD₀



16 DL's



word length = 16-bit



operations are
performed on 16-bit
data code

CL's :-


- used to carry the control signals & timing signals.

- control signals are used to specify the type of operation.
- Timing signals are used to synchronize the memory & I/O operation with a CPU clock.
- Unidirectional.

NOTE: when the system contains common BUS, common control signals, and common address then there is a problem of ambiguity i.e -



Now, CPU generates memory request:



so, both memory & I/O starts transmitting data and thus causing ambiguity problem.

- To handle the above problem, bus configurations are used in the computer design. These are of three kinds

- i) IOP (Input - output processor)
- ii) Isolated - I/O (I/o-mapped - I/O)
- iii) Memory mapped I/O

IOP :-

- This config uses the common control signals and address space but different BUSES for both memory and I/O.
- It is an expensive design.
- It is used in high performance computer design.

Isolated - I/O :-


- This config uses the common control and BUS and common address but different control signals for both Mem & I/O.

- IO/M pin is used to implement the isolated I/O design.
- It is used in general purpose computer design.

$\text{IO/M}:$	$\overline{\text{RD}}$	$\overline{\text{WR}}$	Control signal	Instruction
0	0	1	$\overline{\text{MEM RD}}$	I LOAD
0	1	0	$\overline{\text{MEM WR}}$	STORE
1	0	1	$\overline{\text{IORD}}$	IN
1	1	0	$\overline{\text{IOWR}}$	OUT

Memory - mapped - I/O :-


- This config uses the common bus and control signals but unique address space for both memory and I/O.
- In this config. Memory address space is shared to I/O ports so complete memory space is not used.



MEM add : 00
01

I/O add : 10
11

- Q. Consider a hypothetical CPU which supports 32-time-multiplexed pins used to carry the address & data, and 4 - address pins. What is the word length of the CPU, and how much main memory is possible in computer & also report the interfacing details.



so, data BUS size = 32-bits

(a) and data word size = 32-bits
(word-length = 32-bits)

(b) Total number of address pins = 36

so, 36-pins
↓
 2^{36} addresses
↓
 $2^6 \times 2^{30}$ cells
↓
64 G cells

so byte addressable memory size = $64G \times 8$ bytes
(= 64GB)

(c) cell size = 8-bits

word size = 32-bits

so, cell interfacing = $\frac{32}{8} = 4$)

so, 4 cells are interfaced for word-wise accessing

Q. Consider a hypothetical CPU which supports word addressable memory. CPU contains 32-time multiplexed pins to carry the address and data, And 4 more address pins. What is the word-length of the CPU and how much main memory of computer is required in (Bytes). Also report intertacing details.

(DL's)

$$\text{word-size} = \text{data-lines} = (32\text{-bits})$$

/

$$(AD_0 - AD_{31})$$

~~AD~~ AL's \rightarrow 36 \rightarrow 2^{36} cells

\downarrow

64 G cells

$$\text{cell size} = \text{word size} \quad (\text{word addressable memory})$$


$$\text{cell size} = 32\text{-bits}$$

$$\begin{aligned} \text{so, memory size} &= \text{no. of cells} \times \text{cell size} \\ &= 64 \text{ G} \times 32 \\ &= (256 \text{ GB}) \end{aligned}$$


{ storage sequence : word-wise }
 { Accessing sequence : word-wise }

- Q. Consider 32-bit hypothetical CPU which supports 64KB memory space. Computer design with memory-mapped I/O in which L two ~~MSB~~ MSB bits of address is 1 then assign it to I/O ports and remaining address are used by memory. How many port addresses and ~~per~~ memory addresses are possible

$$\text{word size} = 32\text{-bits}$$




Memory - mapped - I/O:-



Port addresses = 1×2^{14}


[
 LL 000---(14)0's
 LL LLL---(14)L's]

chip select logic:




Memory addresses = 3×2^{14}


chip select logic :



Instruction Cycle :-

- It describes the execution sequence of a program.
- It contains two sub-cycles:





Fetch Cycle:-


- ~~IS~~ Objective of this cycle is instruction fetch.
- In this process, CPU fetch the instruction from the memory based on PC (program counter).
- PC is mandatory register in the CPU, used to hold the instruction address.
- Starting address of the program is supplied by the user and the next instruction is automatically generated by the machine by ~~isave~~

$$PC \leftarrow PC + \text{step-size}.$$

- Step size depends on the word length of the CPU.
- Finally PC hold the address of a next instruction during the execution of current instruction.

Instruction Fetch -

- t : starting address of executable statement
a prog



$$PC \leftarrow PC + \text{step-size}$$

Analysis -

- when the CPU supports fixed length instructions , where (instruction size is equal to word - size) ; then during the fetch cycle complete instruction is fetched from the memory called as Instruction fetch.
- when the CPU supports variable length instruction where (opcode size = word size) the during the

fetch cycle, opcode is fetched known as opcode fetch, after decoding the opcode CPU fetches the remaining ^{part of} instruction from memory.

- when (opcode size < word-size) , then during the fetch cycle one word information is accessed from the memory later CPU fetch the opcode from the word from its internal storage using local BUSES.
- when (opcode size > word-size) , the multiple memory references are required to fetch the opcode itself. This concept is not in practice.

Design View -

CPU : 8085MP


word-size : 8-bits

address size : 16-bits

opcode size : 8-bits

Instruction Design -

① 1 Byte (word) Instruction



eg: SIM, RIM

② 2 - Byte (word) Instructions

opcode	8-bit Immediate value
8-bits	8-bits

e.g.: MVI 23H

③ 1-Byte (word) Instructions

opcode	Memory Address
8-bits	16-bits

e.g.: LDA [2040]

User View :-

code - org 2000;


I₁ : SIM ;

I₂ : LDA [2080];





I₃ : MVI 84H



I_y : RIM

Storage :-



Execution :-





so, Instruction cycle -

	FC	EC	
	IF	Decoding	Execution
I ₁	LMR	—	?
I ₂	LMR	2MR	?
I ₃	LMR	LMR	?
I _y	LMR	—	?

Q. Consider 32-bit hypothetical CPU used to execute the following program code. Program is stored in the memory with a starting address of (1000)₁₀ onwards. During the execution of a I_5 instruction what could be the value present in the PC when the system supports ~~Byte~~ address -

- (a) Byte addressable memory
- (b) Word addressable memory

Program -

Instruction	size in words
I_1	2
I_2	2
I_3	1
I_4	2
I_5	1
I_6	2
I_7	1

(a) Byte addressable memory {cell size = 8-bits}

storage

$I_1 : 1000 - 1007$

$I_2 : 1008 - 1015$

$I_3 : 1016 - 1019$

$I_4 : 1020 - 1027$

$I_5 : 1028 - 1031$

$I_6 : 1032 - 1039$

$I_7 : 1040 - 1043$

1044

Since during execution
of a particular Instⁿ

PC hold address of
next instruction so,

during Exec I_5 , PC

hold value (addr of I_6)
i.e 1032

(b) Word addressable memory {cell size = 16-bits
(1 word)}

$I_1 : 1000 - 1001$

$I_2 : 1002 - 1003$

$I_3 : 1004$

$I_4 : 1005 - 1006$

$I_5 : 1007$

$I_6 : 1008 - 1009$

$I_7 : 1010$

1011

during Exec I_5 , PC

holds address of I_6

i.e 1008

Q. Consider 24-bit hypothetical CPU which supports 1 word long instructions. Program is stored in the memory with a starting address of $(\underline{\underline{300}})_{10}$. Which one of the following is a valid PC.

(a) 400

(b) 500

(c) 600

(d) 700

$$\text{word-size} = 24 \text{-bits}$$

$$\text{Instruction-size} = 1 \text{ word} = 24 \text{-bits}$$

memory is (byte-addressable)

$$\text{so, cell size} = 8 \text{-bits}$$

Instruction takes $\frac{24}{8} = 3$ cells for storage

	PC						
I_1 :	300	—	302	1	1	1	1
I_2 :	303	—	305				
I_3 :	306	—	308				
I_4 :	309	—	311				
	:						
I_n :	600	—					

so, PC should be multiple of 3 onwards 300.

Q. Consider a 16-bit hypothetical CPU which supports 3 categories of instruction with their respective size of 16-bytes, 8 bytes, 4 bytes. Program contain 40, 20 and 50 instruction respectively. Program is stored in the word addressable memory. How many cells of storage space required.

cell size = 16-bits (Word addressable)

so, Instruction in word format

$I_1 \rightarrow 16\text{-bytes} \rightarrow 8 \text{ words}$

$I_2 \rightarrow 8\text{-bytes} \rightarrow 4 \text{ words}$

$I_3 \rightarrow 4\text{-bytes} \rightarrow 2 \text{ words}$

so,

$$\begin{aligned}\text{Total no. of} \\ \text{cells required} &= (I_1 \times 40) + (I_2 \times 20) + (I_3 \times 50) \\ &= \boxed{500 \text{ cells}}\end{aligned}$$

Q. Consider a hypothetical CPU which supports instruction with opcode width, register operand, memory operand and 17-bit immediate operand fields.

System supports 200 instructions, 24 registers and 64 KB memory space.


Program contains 100 instructions, How much storage space is required in bytes to store the program?

Instruction:
Design

opcode	Reg	Mem operand	Immediate
\log_2^{200}	\log_2^{24}	\log_2^{64K}	17-bits
$\approx 8\text{-bits}$	$\approx 5\text{-bits}$	$= 16\text{-bits}$	

$$\text{So, Instruction size} = 46\text{-bits.} \approx 8 \text{ bytes}$$

$$\begin{aligned} \text{So, Program size} &= 100 \text{ Instructions} \\ &= 100 \times 6 \text{ cells} \\ &= 600 \text{ cells} \\ &= \boxed{600 \text{ Bytes}} \end{aligned}$$



2-bits
are left
but I_2
will be
stored in
next
cell

Execution Cycle:-



- Objective of this cycle is processing of a currently fetched instruction from the memory.
- Instruction format is required to process the instruction

- Instruction format describes the layout design (intypal structure) of an instruction.
 - Instruction format is classified into 5 types - based on the CPU organization -
 - CPU organization is classified into 3-types based on the availability of ALU operands (data paths)
 - (i) stack CPU
 - (ii) Accumulator CPU
 - (iii) General purpose register CPU
- classification
of
ISA machines
(Instruction
- set architecture)

Stack CPU :-


- In the CPU organization ALU operations are performed only on the stack data so both of the operands are always required in the stack.
- After the processing, result is also kept into the stack.
- In the stack TOS (top-of-stack) become default location so its address is not required in the format.

- compatible instruction format is :




$$(TOS \leftarrow TOS \oplus \text{ALU operation } TOS)$$


- In this CPU organization data-transfer ~~operation~~ instruction (PUSH & POP) are designed as one address.



* TOS field is not required to mentioned




* ACC is the accumulator as it provide input & store output of CPU.



* TR is the temporary register


- ADD ; operands are in stack memory -




Eg:- $(A * B) + C$ and variables are in memory
not in stack memory them,

Codes


I₁ : PUSH A ;




I₂ : PUSH B ;



I₃ : MUL ;
(A*B)
POP
POP
*
PUSH




I₄ : PUSH C ;



I₅ : ADD ;
(A*B) + C
+

POP
POP
+
PUSH



Q: Consider the following statement running on a stack-CPU. CPU supports 8-bit opcode & 44B mem space.

$$X = (A+B) * (C-D)$$


variables are in the main memory.

- (a) How many M/C instructions are required?
- (b) How much space is required in bytes to store the program.


$$X = (A+B) * (C-D)$$

Code

I₁: PUSH A;



I₂: PUSH B;



I₃: ADD;



I₄: PUSH C;




I₅: PUSH D;


I₆: SUB;

I₇: MUL;


I₈: POP X;



0 - Addr Instⁿ :



1 - Addr Instⁿ :



$$\text{Prog size} = (5 \times 1B) + (3 \times 1B)$$

$$= (28 \text{ Bytes})$$

Q. Consider the following code; executed on a stack CPU (Assume stack is empty)

I₁: PUSH b

I₆: PUSH y

I₂: PUSH x

I₇: ADD

I₃: ADD

I₈: PUSH c









I₄: POP c

I₉: SUB

I₅: PUSH c

I₁₀: POP z

what is the o/p of code?




(output : z contains y
stack empty)

Accumulator CPU:-

- In this organization one of the ALU operand is always required in register (accumulator). And the other operand is present either in the register or in memory.
- After the data processing result is placed into a accumulator.

- In the CPU design, Acc become a defacto location • Compatible format is:



Type of operation




Data transfer S D
 Mem Acc MEMRD (LOAD)

Acc Mem MEMWR (STORE)

Data manipulation S₁ S₂ D

Acc reg/
 Mem Acc



Instⁿ : ADD [2000]; Mem


↓

ADD [2000]; Acc-CPU

PC: sequential
Address

}

FC



Eg : $(A * B) + C$, variables are in the main memory .

Code:-

I₁ : LOAD A; Acc $\leftarrow M[A]$

I₂ : MUL B; Acc $\leftarrow Acc * M[B]$

I₃ : ADD C; Acc $\leftarrow Acc + M[C]$

Q. Consider the following statements running on a Acc-CPU without Internal Data ~~flow~~ forwarding operation.

$$X = (A+B) * (C+D)$$

variables are in the memory.

- (a) How many M/e instructions are required
- (b) How many memory spills required.

* Spill means Intermediate result is stored into a memory location

(a) $I_1 : \text{LOAD } A ; \quad \text{Acc} \leftarrow M[A]$

$I_2 : \text{ADD } B ; \quad \text{Acc} \leftarrow \text{Acc} + M[B]$

{spill} $I_3 : \text{STORE } T ; \quad M[T] \leftarrow \text{Acc}$

$I_4 : \text{LOAD } C ; \quad \text{Acc} \leftarrow M[C]$

$I_5 : \text{ADD } D ; \quad \text{Acc} \leftarrow \text{Acc} + M[D]$

$I_6 : \text{MUL } T ; \quad \text{Acc} \leftarrow \text{Acc} * M[T]$

$I_7 : \text{STORE } X ; M[X] \leftarrow \text{Acc}$

(b) 1 spill is required.

Q: $X = (A+B) / (C+D)$ variables are in the main memory.

To optimize the code, follow the order of evaluation i.e evaluate $(C+D)$ first.

$I_1 : \text{LOAD } C$

$I_2 : \text{ADD } D$

$I_3 : \text{STORE } T \quad \{ \text{Spill} \}$

$I_4 : \text{LOAD } A$

$I_5 : \text{ADD } B$

$I_6 : \text{DIV } T$


$I_7 : \text{STORE } X$

Q: Consider a hypothetical CPU which supports instructions with 2 reg operands, and 1 mem operand. CPU supports 120 instⁿ, 32 register and 256 KB memory space. How many bits are required to encode the instruction (instruction-size).

opcode	Reg 1	Reg 2	Mem
$\log_2 120$ (7-bits)	$\log_2 32$ (5-bits)	$\log_2 32$ (5-bits)	$\log_2 256K$ (18-bits)

(Instruction size = 35-bits)

Q: Consider a 32-bit hypothetical CPU which support instructions with register operand and memory operand field. 1 word long instruction is placed in the word addressable memory. Register file size = 64. CPU supports 6-bit opcode. How much main memory possible in bytes.




So, Mem address size = $32 - 14 = \frac{20}{12}\text{-bits}$

So, number of cells = 2^{20}

Cell size = 1 word = 32-bits

$$\begin{aligned}
 \text{So, memory size} &= 2^{20} \times 32 \text{ bits} \\
 &= 2^{20} \times 4 \text{ Bytes} \\
 &= \cancel{2^{20}} (4 \text{ MB})
 \end{aligned}$$

Q. Consider a 32-bit hypothetical CPU which supports instruction with 3 reg operands and immediate operand field. One word Instruction is placed in 256 MW memory. CPU supports 64 Instructions and 12 registers. What is the largest unsigned constant possible in the instructions.



$$64 \text{ instruction} = 256 \times 2^{20} \times \text{word}$$

$$= 2^{28} \times \text{word}$$

Immediate field size = 32 - 18
 $= 14\text{-bit}$

so, range of unsigned number = 0 to $2^n - 1$
 $= 0 \text{ to } 2^{14} - 1$

(Largest unsigned number = $2^{14} - 1$)

"Expand Opcode technique" is required in the fixed length instruction CPU design, to implement the different instruction formats. In this technique address field will be appended to free opcodes to generate the derived opcode therefore derived opcode length is increases. (Requirement is atleast one opcode must be free after allocation of a primitive instⁿ to report derived 'instⁿ').

Analysis :-

① variable length Instⁿ supported CPU design :-

- 1 - addr Instⁿ format




- 0 - addr Instⁿ format



{ no, need of Expand - opcode technique }

② variable fixed length Instⁿ supported CPU :-

- 1 - addr Instⁿ format



- 0 - addr Instⁿ format



Expand - opcode technique :-



Step-1 :- Identify the primitive Instⁿ format in the CPU (smallest opcode Instⁿ is primitive Instⁿ)

Step-2 :- Identify the L primitive instⁿ possible no. of

Step-3 :- Identify the tree opcodes after allocating the primitive instⁿ.

Step-4 :- Calculate the derived opcodes by multiplying the tree opcodes with a decoded value of the Addr field.

Eg:- CPU supports 6-bit Instⁿ & 4-bit Address. If '3' 1-Addr Instⁿ are existed then how many 0-addr Instⁿ are formulated?



Step-1

opcode	Addr
2-bits	4-bits

Step-2

$$\text{operations} = 2^n = 2^2 = 4$$

free — 00 Addr
 allocated { 01 Addr
 10 Addr
 11 Addr

Step-3

$$\text{Free opcodes} = 4 - 3 = 1$$

Step-4

opcode
6-bits

0-Addr Instⁿ format


00 0000
00 0001
:
00 1111

16 opcodes


$$= \text{free opcodes} \times 2^{\text{addr size}}$$

$$= 1 \times 2^4$$

$$= 16 \text{ derived opcodes}$$



Q. consider [hypothetical] CPU which support 1 word long instruction placed in 8KW memory. If there exist 126 "address inst", then how many 0-addr instr are formulated.



$$\begin{aligned}
 \text{most address size} &= 8\text{KW} \\
 &= 8\text{K} \times \text{W}
 \end{aligned}$$

$$\text{no. of cells} = \log_2 8K = 13$$

so, opcode size = $20 - 13 = \underline{\underline{7 \text{ bits}}}$

so, Total no. of opⁿ = $2^7 = 128$

and allocated opⁿ = 126

Free opcodes = $128 - 126 = 2$ opcodes

so, O-Addr - Instⁿ = 2×2^{13}
= (2^{14})