



Computer Organization

Keywords :

- (i) Computer - It is a computational machine used to process the data under ^{the} control of a program. Therefore the computer system functionality is program execution.



- (ii) Program :- It is sequence of instructions along with the data.



- (iii) Instruction :- It is a binary code which is designed inside the processor to perform some task.


Binary code $\xrightarrow{\text{bind with}}$ operation

- If CPU -X supports 8 different operation then opcode
 $= \log_2 8$ bits = 3 bits.


<u>opcode</u>	<u>operation</u>	
000	—	+
001	—	-
010	—	*
011	—	/
100	:	
101	:	
110	:	
111	—	AND

decided by
the designer


Designer View:-




User View :-



Encoding - N signals are represented using $\log_2 N$ bit format



Decoding - n -bit decoder produces 2^n output signals



(iv) Data :- It is a binary code which is associated with a value based on the data format.

Binary code binds with value

eg:- $\begin{matrix} 0 & 1 & 0 & 1 \\ \underline{1} & \underline{0} & \underline{1} & \underline{0} \end{matrix}$ $\rightarrow 5$ } signed
 $\begin{matrix} 1 & 1 & 0 & 1 \\ \underline{1} & \underline{0} & \underline{1} & \underline{0} \end{matrix}$ $\rightarrow -5$ format

so, for representing data value specific format is required.

normal format

(+7) 0111

:

(+0) 0000 }
(-0) 1000 }

FAILED

1's complement format

$\begin{matrix} 1 & 0 & 0 & 0 \\ \underline{1} & \underline{1} & \underline{1} & \underline{1} \end{matrix}$ (-7)

0111

0000 (+0)


$\begin{matrix} 1 & 1 & 1 & 1 \\ \underline{1} & \underline{0} & \underline{0} & \underline{0} \end{matrix}$ (-0)

0000
FAILED


So, 2's complement is used -

$$0111 = +7$$

$$0101 = +5$$




Data Representation:-




Fixed point

4-bit binary	unsigned data	signed data	1's complement	2's complement
0000	0	(+0)	(+0)	+0
0001	1	+1	+1	+1
0010	2	+2	+2	+2
0011	3	+3	+3	+3
0100	4	+4	+4	+4
0101	5	+5	+5	+5
0110	6	+6	+6	+6
0111	7	+7	+7	+7
1000	8	(-0)	-7	-8
1001	9	-1	-6	-7
1010	10	-2	-5	-6
1011	11	-3	-4	-5
1100	12	-4	-3	-4
1101	13	-5	-2	-3
1110	14	-6	-1	-2
1111	15	-7	(-0)	-1

eg- for 2's complement



Unsigned Data :-



$$4\text{-Bit data} = \{0 \text{ to } 15\}$$

$$\begin{array}{r} 15 \\ + 15 \\ \hline 30 \end{array}$$

$$\begin{array}{r} 1 L L L \\ 1 L L L \\ \hline 1 1 1 1 0 \\ \text{carry} \\ \text{(Overflow) bit} \end{array}$$

$$\text{so, if } n\text{bit} + n\text{bit} = (n+1) \text{ bit}$$

1-Bit storage space required

1 flip-flop used

Flag

Carry Flag

condition - Is there extra bits (overflow)

[True]

set ($C \leftarrow 1$)

[False]

reset ('NC')

(Addition)

Subtraction

or

Is borrow into the MSB

\rightarrow [True] set flag = 1 (C)

\rightarrow [False] reset flag = 0 (NC)

Eg:-

4-bit computation


$$\begin{array}{r}
 3 \\
 + 2 \\
 \hline
 5
 \end{array}
 \quad
 \begin{array}{r}
 0011 \\
 0010 \\
 \hline
 0101
 \end{array}$$

$c_y = 0$


$$\begin{array}{r}
 8 \\
 + 9 \\
 \hline
 17
 \end{array}
 \quad
 \begin{array}{r}
 1000 \\
 1001 \\
 \hline
 10001
 \end{array}$$

$c_y = 1$

so, Justification



Justification



* carry Flag is used to hold the range exceeding condition of a unsigned data.

Multiplication of unsigned numbers :-

- This operation is controlled by the multiplier
- Based on the multiplier bits, partial product is generated i.e. when the multiplier bit is 1 then partial product is multiplicand otherwise partial product is 0.
- After the generation of partial products, we will perform the summation of them to conclude the final result.

eg -

$$\begin{array}{r} (1111)_2 \\ \times (1111)_2 \\ \hline \end{array}$$

multiplicand multiplier

$$\begin{array}{r} 1111 \\ + 1111 \\ \hline 1111 \\ 11110 \\ + 111100 \\ \hline 11110001 \end{array}$$

Result (8-bits)

so, for n-bits input
result is 2n-bits

Note:

$$n\text{-bits} * n\text{-bits} = 2n \text{ bits}$$



n -bits extra storage
space is required



Register pair is used
to represent the result.

Q. Consider the following multiplication.

$$(10w1z)_2 * (15)_{10} = (y01011001)_2$$

what are the value of w,y,z?

$$\begin{array}{r} 1 0 w 1 z \\ * 1 1 1 1 \\ \hline 1 0 w 1 z \\ 1 0 w 1 z \\ 1 0 w 1 z \\ \hline y 0 1 0 1 1 0 0 1 \end{array}$$


$$z=1$$

$$w=1$$

$$y=1$$

- * Limitation in the manual multiplication is -
↳ Requires more register to store the partial product.
↳ summation becomes complex.
So optimization is required i.e accumulated addition.

Unsigned Multiplication :-



Final product is in AQ register

4-bit multiplication ($11 * 11$)

$$M = 1011 \quad Q = 1101$$

count = 4

C	A	Q	
0	0000	$\begin{smallmatrix} 1 & 0 \\ 1 & 0 \end{smallmatrix}$	initial
0	L0LL	LL0L	$CA \leftarrow A + M$
0	0101	$\begin{smallmatrix} 1 & 1 \\ 1 & 0 \end{smallmatrix}$	shift right count = 3
0	0010	$\begin{smallmatrix} 1 & 1 & 1 \\ 1 & 1 & 0 \end{smallmatrix}$	shift right count = 2
0	1101	111L	$CA \leftarrow A + M$
0	0L20	$\begin{smallmatrix} 1 & 1 & 1 \\ 1 & 1 & 0 \end{smallmatrix}$	shift right count = 1
1	0001	111L	$CA \leftarrow A + M$
0	<u>1000</u>	<u>111L</u>	shift right count = 0 <u>STOP</u>

$$\text{so, Result} = A Q$$

$$= 1000111L$$

$$= \underline{\underline{143}}$$

Division :-

- In this operation, dividend bits are scanned from MSB to LSB in a bit-wise sequence.
- After each bit scanning, partial dividend is compared with divisor.
- When the partial dividend is greater than or equal to divisor, then put 1 in quotient and subtract the divisor from it.
- Go to next bit scanning otherwise put 0 in the quotient.
- Continue this process all the dividend bits are processed.

$$7 \div 2 \quad Q = 3 \quad R = 1$$

$$\text{since } 7 = 2 \times 3 + 1$$

\swarrow \swarrow \searrow
2n bits n-bit n-bit


so, for n-bits divisor 2n-bits dividend is taken.

$$\text{so, } \text{Divisor} = 0010$$

$$\text{then dividend} = 00000111$$

$$\begin{array}{r}
 0010 \quad | \quad 00000110 \\
 \hline
 -0010 \\
 \hline
 00011 \\
 00010 \\
 \hline
 ...00001 \quad (R)
 \end{array}$$

Signed Data :- (default 2's complement)



4-bit data = { -8 to +7 }

$CY=1$

$$\begin{array}{rcl}
 \text{eg:-} & \begin{array}{c} CY=0 \\ 0111 \end{array} & \begin{array}{c} -8 \\ 1000 \end{array} \\
 & +7 & \\
 & \xrightarrow{\text{+ve overflow}} & \\
 & +7 & \begin{array}{c} 0111 \\ \hline 1110 \end{array} \\
 & \xrightarrow{\text{+ve overflow}} & \begin{array}{c} -8 \\ -16 \\ \hline 0000 \end{array} \\
 & +14 & OV=1 \quad \begin{array}{c} -ve \\ \text{overflow} \end{array} \\
 & \hline & OV=1
 \end{array}$$

$$\begin{array}{rcl}
 & \begin{array}{c} CY=1 \\ 0110 \end{array} & \\
 +6 & & \\
 -3 & \begin{array}{c} 1101 \\ \hline 0011 \end{array} & \\
 \hline & & OV=0
 \end{array}$$


- When two same signed (MSB) numbers are added (two positive or two negative) then there is a possibility of overflow.

~~if~~

+ve	+	+ve	may be overflow
or			
-ve	+	-ve	


Whereas when two numbers of different sign are added then no overflow will be occurred.

+ve + -ve no - overflow



Used to hold the range exceeding condition

COND :- There is a carry into the MSB & no carry out at the MSB (or) vice versa



operation :- XOR opⁿ b/w in-carry & out carry w.r.t MSB

Expression :-

$$OV(x, y, z) = \underbrace{\bar{x}\bar{y}z}_{\text{tve OV}} + \underbrace{\bar{x}y\bar{z}}_{-\text{vle OV}}$$

$x \rightarrow$ MSB of operand 1

$y \rightarrow$ MSB of operand 2


$z \rightarrow$ MSB of result

Eg:-

$$\begin{array}{r}
 +7 \\
 +3 \\
 \hline
 +10
 \end{array}
 \quad
 \begin{array}{r}
 0111 \\
 0011 \\
 \hline
 1010
 \end{array}
 \quad
 \text{cy=0}$$

+ve OV

Justification



Eg:-

$$\begin{array}{r}
 +7 \\
 -3 \\
 \hline
 +4 \\
 \hline
 OV=0
 \end{array}
 \quad
 \begin{array}{r}
 0 \ 1 \ 1 \ 1 \\
 1 \ 1 \ 0 \ 1 \\
 \hline
 0 \ 1 \ 0 \ 0 \\
 \hline
 CY=1
 \end{array}$$

Justification



0100

CY=1

OV=0

0100 Result
(+4)

Eg:-

$$\begin{array}{r}
 -7 \\
 +3 \\
 \hline
 -4 \\
 \hline
 \cancel{OV=0}
 \end{array}
 \quad
 \begin{array}{r}
 1 \ 00 \ 1 \\
 0 \ 0 \ 1 \ 1 \\
 \hline
 1 \ 1 \ 0 \ 0 \\
 \hline
 CY=0 \\
 OV=0
 \end{array}$$

PSW

Acc

Flags

1100

1100

CY=0

OV=0

1100
(-4)

Sign Extension (Replication of MSB)

-7 : 1001 (4-bit Register)

↓
stored in 8-bit Reg
↓

+9 :

0	0	0	0	1	0	0	1
---	---	---	---	---	---	---	---

 padding 0

-7 :


1	1	1	1	1	0	0	1
---	---	---	---	---	---	---	---

 Replication of MSB
 sign
Extension

Signed Multiplication (Booth's Multiplication)

- This multiplication is controlled based upon the multiplier bit-pairs.
- Bit-pair is formed based on multiplier. In this process one assumption is required i.e. ($a_{r-1} = 0$).

eg.: Multipliers: $a_3 a_2 a_1 a_0 a_{r-1}$



Multiplicand	Pair with
a_0	a_{-1}
a_1	a_0
a_2	a_1
a_3	a_2

- Following operations are defined w.r.t bit pairs, to control the multiplication.

Bit-pair	operation	Re-coding
0 0	ASR	0
0 1	+ & ASR	+1
1 0	- & ASR	-1
1 1	ASR	0

ASR: Arithmetic shift right

Q. consider the following booth's multiplication:

Multiplicand: 1000 1010 1100

Multiplicand: 1010 0101 1101

(a) How many arithmetic operations are required in multiplication.


(b) what is the re-coded multiplier.

Multiplier	Pair with	Re-coding
1	0	-+1
0	1	+1
1	0	-+1
1	1	0
1	1	0
0	1	+1
1	0	-+1
0	1	+1
0	0	0
1	0	-+1
0	1	+1
1	0	-+1

so, for arithmetic operation (+ & -) are occurred during +1 and -1 recoding so count number of 1's.

(a) No of arithmetic opⁿ = 9

(b) Recoded multiplier : -1+1-1 0+1-1+1 00 -1+1-1



Final product
in AQ Reg Pair

Eg:- 4-bit multiplication

$$(-7) * (-3)$$

$$\begin{array}{l} 1001 \\ \times 1101 \\ \hline \end{array}$$

Bit-pairs:-

Multiplicand	Pair with	Recoding
a_0	$a_{-1} \ 0$	-1
0	1	+1
1	0	-1
1	1	0

$$\text{Recoded multiplicand} = 0 -1 +1 -1$$

Now,

$$M = 1001, \text{ count} = 4$$

A	Q	a_{-1}	
0000	1101	0	initial
0011	1101	1	$A \leftarrow A - M$
0010	1110	1	ASR
			$\text{count} \leftarrow 3$
1100	1110	1	$A \leftarrow A + M$
1110	0111	0	ASR
			$\text{count} \leftarrow 2$
0101	0110	0	$A \leftarrow A - M$
0010	1011	1	ASR
			$\text{count} \leftarrow 1$
0001	0101	1	ASR
			$\text{count} \leftarrow 0$
Result			STOP

$$\text{Result} = 0001\ 0101 = +21$$

Q. Consider the following binary code, processed on a addition hardware. What is the result in decimal when the data is in ~~unsigned~~

- (a) unsigned format
- (b) signed format


$$\text{Data} = 1010\ 1101$$

$$1101\ 1010$$


~~(a)~~ For ~~unsigned format~~

$$\begin{array}{r}
 \begin{array}{c} 1 \xrightarrow{\text{carry-in}} \\ 1010 \ 1101 \\ + \ 1101 \ 1010 \\ \hline 110000111 \\ \xrightarrow{\text{carry out}} \end{array} & \begin{array}{l} cy=1 \\ \cancel{ov} \end{array} \\
 \end{array}$$

for unsigned
format



for signed
format



Q. Consider the following 8-bit data computation.
What is the status of overflow flag and its expression after the computation.

$$(-120) + (-63)$$

$$\begin{array}{r} -120 \\ - 63 \\ \hline -183 \end{array}$$

since data is in 8-bits


so, range is { -128 to +127 }

so, -ve overflow is there

$$\text{expression} = \overline{xyz}.$$

Q. Consider the following status present in the hardware, after processing the signed data. What is the result in decimal.

$$ACC = 10111101 \quad CY=1 \quad OV=1$$



Q: Consider the following binary data stored in 16-bit CPU. What is the status of a CPU register when the data is in

(a) unsigned format

(b) signed format

Data: 1011011011

Unsigned format : 000000 1011011011

Signed format : 111111 1011011011

Floating Point Data Format :-

- Representation of a very large or very small fraction of data consumes ~~whole~~ more memory space using fixed point format.

eg:- + 875 0000000000 — very large ($\approx \infty$)

+ 0.000000000875

very small (≈ 0)

- To represent the large and small fraction of data within a less storage space , floating point format is used.
- General form of a floating point data is :

$$(\pm M \times B^{\pm e})$$

where M is mantissa / significand (Fraction)

B is base / Radix

e is exponent

- Normalization :-

$$(\pm \text{ valid digit} . \text{Fraction} \times B^{\pm e})$$

- To represent data in floating point format, normalization concept is used to bring the data into a uniform structure.
- In the computer system, data is always represented in a form of binary so, ($B=2$) therefore valid digit becomes implicit i.e 1.

- General form of normalization is -

$$\pm 1.111\ldots \times 2^{+e}$$

implicit Defacto

- Mantissa Alignment process is used to adjust the decimal point. In this process right alignment increase the exponents and left alignment decreament the exponent.

e.g:-

$$+1011 \cdot 0111 \times 2^{+2}$$

normalization

$$1.0110111 \times 2^{+2+3}$$



$$(1.0110111 \times 2^{+5})$$

- when the data is in normal format then it is stored into the memory using the IEEE formats.

- According to IEEE standard 754 two kinds of format present :


single precision
(32-bits)

double precision
(64-bits)



- Floating point data is stored in memory with 3 fields of information.

(i) Sign : Used to represent ~~sign~~ sign of data (mantissa sign)



(ii) Biased exponent : Used to represent the exponent.

In the memory exponent is always stored in a biased format rather than 2's complement because MSB is already reserved for mantissa sign.

$$BE = AE + \text{bias}$$


Actual
Exponent

maximum possible
positive exponent,
(depends on the format)

$$\text{Bias} = +\left(2^{n-1} - 1\right)$$

where n is size of BE

This concept is used to represent the sign of exponent,



- * To retrieve the data from the memory, we need to subtract the bias from the BE to get AE.

$$\text{i.e. } AE = BE - \text{bias.}$$

eg: if $BE = 158$

then $AE = BE - \text{bias}$

$$= 158 - 127$$

$$(AE = 31)$$

bias
 $\left(2^{8-1} - 1\right)$

Eg:- custom Format :-

S	BE	M
1	6	13

$$\text{Data} = +1.1011 * 2^{+13}$$

Store

$$BE = AE + Bias$$

$$\begin{aligned} Bias &= + (2^7 - 1) \\ &= + (2^6 - 1) \\ &= + (2^5 - 1) \\ &= +31 \end{aligned}$$

$$Bias = +31 \quad \text{and} \quad \underline{AE = +13}$$

Now,

$$\begin{array}{r} AE : 001101 \\ + Bias : 011111 \\ \hline BE : 101100 \end{array}$$

Retrieve

$$AE = BE - Bias$$

$$BE : 101100$$

$$\begin{array}{r} - Bias : 011111 \\ \hline AE : 001101 \\ \hline AE = +13 \end{array}$$

$BE > Bias$
so AE is +ve

$$\text{Data} = +1.1011 \times 2^{-13}$$

13: 001101

store

$$BE = AE + Bias$$

$$\begin{array}{r} 110010 \\ + 1 \\ \hline 110011 \end{array}$$

$$AE : 110011$$

$$Bias : 011111$$

$$BE : 010010$$

retrieve

$$AE = BE - Bias$$

$$BE : 010010$$

$$- Bias : 011111$$

$$AE : 110011$$

($BE < Bias$)

~~AE is -ve~~

NOTE: When format is designed with an excess bias, then bias is a center of the exponent range

i.e.

$$Bias = \frac{2^n}{2}$$

n is no. of bits in
BE field

In this format, we can take the complement of a MSB bit of BE to get AE rather than the subtraction

Format

S	BE	M
1	6	13

↳ Excess bias

Data : 1.1011 $\times 10^{+13}$

STORE:

$$BE = AE + Bias$$

$$Bias = \pm 2^{n-1} = 2^{6-1} = \pm 32$$

so,

$$AE: 001101$$

$$\underline{AE = +13}$$

$$+ \quad Bias: 100000$$

$$\hline BE: 101101$$

RETRV:

$$AE = BE - Bias$$

$$BE: 101101$$

or

$$BE: +01101$$

$$Bias: 100000$$


$$AE: 001101$$

$$\hline 001101$$

$$\underline{\underline{AE = +13}}$$

(iii) Mantissa :- used to represent the fraction.

In memory mantissa is always stored in a normalized mantissa format.



Note:- To retrieve the data from the memory denormalization process is used to get the implicit digit into a fraction i.e align the mantissa to right direction upto one time.

From the memory when we retrieve -

$$\pm 1.bbbb\dots \times 2^{\pm e}$$

↓

De-normalization

↓

Align-to-right upto 1 time

↓

$$\pm 0.1bbbb\dots \times 2^{\pm e+1}$$

$(0.1bbbb\dots \times 2^{\pm e+1})$

Eg:

Format

S	BE	M
1	4	5

$$\text{Data} = -6.75$$

STORE

Data (-6.75)



Binary data (-110.11)

↓ normalization

$$-1.1011 \times 2^2$$

Now sign bit = 1 (-ve)

$$\text{BE} = \text{AE} + \text{bias} \quad (\text{normal bias})$$

$$\text{if bias} = +2^{n-1} - 1 = +7$$

$$\text{AE} = +2$$

$$\text{AE} = 0010$$

$$\begin{array}{r} \text{bias} = 0111 \\ + \\ \hline \text{BE} = 1001 \end{array}$$

$\overbrace{\text{10010}}^{\substack{\text{5-bit} \\ \text{padding bit}}}$

1	1001	10010
S	BE	M

READ:

mem data

1	1001	10110
---	------	-------

Sign = 1 i.e -ve

BE = 1001

so AE = BE - bias

$$\begin{array}{r} \cancel{AE} \\ BE = 1001 \\ - \text{bias} = 0111 \\ \hline AE = 0010 \end{array}$$

so AE = 0010 i.e (+2)

Now Mantissa = 10110

i.e 0.1011

∴ data = $-0.1011 \times 2^{+2}$

↓
de-normalization

implicit
i.e $(\text{data} = -0.1101 \times 2^{+3})$

Q. Consider the following hypothetical format used to represent the format:

S	BE	M
1-bit	7-bits	12-bits

$$\text{Data} = -13.25 \times 2^{+9}$$

What is its hexadecimal equivalent when the data is stored in the memory -

- (a) without normalization
- (b) with normalization

$$0.25 \times 2 = 0.5$$

$$0.5 \times 2 = 1.0$$

$$\underline{0.0}$$

$$\begin{array}{r} 0.25 \\ \times 2 \\ \hline 0.5 \\ \times 2 \\ \hline 1.0 \\ \downarrow \text{binary} \\ -13.25 \times 2^{+9} \end{array}$$

(a)

$$-1101.01 \times 2^9$$

no normalization

$$\text{Sign} = 1$$

$$\text{BE} = AE + \text{bias}$$

$$\therefore \text{bias} = +2^{7-1} - 1 = +2^6 - 1 = +63$$


$$AE = +9$$

E AE : 0001001

bias : 0111111

BE : 1001000

Mantissa = 1101.01
store only



(b) we get -1101.01×2^9

apply normalization

$$-1.10101 \times 2^{12}$$

so, sign = -

Mantissa = 101010000000

AE = 12 = 0001000

bias = +63 = 0111111

$$\text{so, } BE = AE + \text{bias}$$

$$\begin{array}{r} AE : \quad 0 \ 0 \ 0 \ 1 \ 1 \ 0 \ 0 \\ + \quad \text{bias:} \quad 0 \ 1 \ 1 \ 1 \ 1 \ 1 \\ \hline BE : \quad 1 \ 0 \ 0 \ 1 \ 0 \ 1 \ 1 \end{array}$$

