



Q. Consider a hypothetical processor which supports both I-addr Instⁿ & 0-addr Instⁿ. A 24-bit instruction is placed in a 32KB memory. What is the range of a I-Addr & 0-Addr Instⁿ are possible in the system.



$$\begin{aligned} \text{size of address} &= \cancel{\log_2 32K} \\ \text{of operand} &= 15\text{-bits} \end{aligned}$$


0-Addr Instⁿ

Defined



Apply Expanded opcode techniques:-

Step-1:- Primitive instⁿ



Step-2:- Total number of opcodes = $2^9 = 512$

Step-3 :- Possible free opcodes can be

{1 to 511}

so,

Range of 1-Addr Instⁿ : {1 to 511}

|| 0-Addr Instⁿ : { 1×2^{15} to 511×2^{15} }


General Register CPU:-

- Based on the no. of register possible in the CPU, architecture is of two kinds :


- (i) Reg - memory reference CPU (CPU contain less register)
- (ii) Reg - Reg reference CPU (CPU contain more register)


Reg - mem reference CPU :-

- In this organisation, ALU first operand is always required in the register, and second operand is present either in the register or in the memory.
- After the data processing result will be placed in SRCY location.



* Both data - transfer and ALU - operations are 2-Addr Instⁿ.





Eg:- $(A * B) + C$ variable are in main memory

Code:-

I₁: MOV $r_0, A;$ $r_0 \leftarrow M[A]$

I₂: MUL $r_0, B;$ $r_0 \leftarrow r_0 * M[B]$

I₃: ADD $r_0, C;$ $r_0 \leftarrow r_0 + M[C]$

Eg:- $(A+B) * (C+D)$ variables are in main mem.

Code:-

I₁: MOV $r_0, A;$ $r_0 \leftarrow M[A]$

I₂: ADD $r_0, B;$ $r_0 \leftarrow r_0 + M[B]$


$I_3 : \text{MOV } r_1, C; \quad r_1 \leftarrow M[C]$

$I_4 : \text{ADD } r_1, D; \quad r_1 \leftarrow r_1 + M[D]$

$I_5 : \text{MUL } r_0, r_1; \quad r_0 \leftarrow r_0 * r_1$

$I_6 : \text{MOV } X, r_0; \quad M[X] \leftarrow r_0$

Q. consider a hypothetical CPU which supports 16-bit inst^n placed in 128W memory, If there exist three 2-Addr Inst^n and 120 1-Addr Inst^n , then how many 0-Addr Inst^n are formulated.



Apply Expand opcode technique:-

1.

opcode	Add 1	Add 2
2-bits	7-bits	7-bits

2. operation possible = $2^7 \times 2^2 = 4$

3. Free opcodes = $4 - 3 = 1$
after 2-Addr
Instⁿ

4.


opcode	Add 1
9-bits	7-bits

Total number of opcodes = 1×2^7
of 1-Addr Instⁿ
= 128

5.

Free opcodes after
1-Addr Instⁿ = 128 - 120
= 8

6.




Total no. of 0-addr Instⁿ = 8×2^7
= $2^{10} = 1024$

Inst^n Set :-

2 - Addr Inst^n :	3	Given
1 - Addr Inst^n :	120	
0 - Addr Inst^n :	1024	Calculated

Q. consider a hypothetical computer which supports 32-bit instruction. Register file size is 64. System supports 16 MB memory space. If there exist 2 two 2-Addr-Inst^n which uses both register & memory reference then how many 1-Addr-Inst^n are possible.




$2^2 = 4$	$\begin{bmatrix} 00 \\ 01 \\ 10 \\ 11 \end{bmatrix}$	used
		Free

Free opcodes after 2-Addr Inst^n

$$\begin{aligned}
 &= 9 - 2 \\
 &= 2
 \end{aligned}$$

Now merge reg field bits -

No. of 1-Addr instruction = 2×2^6 opcodes




Instⁿ set :-

2-Addr Instⁿ : 2

$$1 - \text{Addr Inst}^h \\ \text{with MEM reference} : 2 \times 2^6$$

Q. A hypothetical CPU which supports 24-bit $inst^n$, reg file size is 32. System support 16KB mem space. If there exist ' x ' - 2-addr $inst^n$ which uses both reg & mem reference and ' y ' - 1-addr reg ref instruction, then how many 0-addr $inst^n$ are possible formulated.

2-Addr
instⁿ




$$\text{total possible opcodes} = 2^5 = 32$$

$$\text{Free opcodes} = 32 - n$$

1-Addr
instⁿ


REG reference



$$\text{possible opcodes} = (32 - x) \times 2^{14}$$

$$\text{Free opcodes} = (32 - x) 2^{14} - y$$

0-Addr
instⁿ



$$(\text{possible opcodes} = [(32 - x) 2^{14} - y] 2^5)$$

Instruction set :-


2-Addr instⁿ : n

1-Addr instⁿ : y

0- Addr instⁿ : $[(32 - x) 2^{14} - y] 2^5$

Q: Consider a hypothetical CPU which support 16-bit instruction, 64 registers and 1KB memory space.

If there exist 12 - 2-addr Instⁿ which uses register reference and 12 - 1-addr Instⁿ with memory reference then how many 0-address Instⁿ are formulated.




Q. Consider a hypothetical CPU which support 16-bit instructions, 16 reg and 8KB memory space. CPU supports three types of instructions i.e


Type 1: 2 reg operand,

Type 2: 1 mem operand

Type 3: 0 operands

If there exist 60 Type 1 instⁿ and 4 Type 2 instⁿ then how many Type 3 instⁿ are formulated.





so, possible opcodes of Type-2 = $2^3 = 8$

Free opcodes in Type-2 = $8 - 4 = 4$

possible Type-1 opcodes = $4 \times 2^5 = 2^7$

Free opcodes = $2^7 - 60 = 68$


possible Type-3 opcodes = 68×2^8

Register - to - Register Reference :-


CPU

- In this organization ALU operations are performed only on a register data so both of the operands are always required in the register.
- After the data processing result is also placed into a register.


Compatible Instⁿ format :



- In this organisation Data Transfer instⁿ are designed as 2-Addr Instⁿ. LOAD & STORE instⁿ are used as a data - transfer instruction in this CPU.



- Register file is large as more no. of registers are required.



Inst Add r_0, r_1, r_2 ; mem request

Add r_0, r_1, r_2 , GR, CPU
PC: seq

ADD $r_0 \quad r_1 \quad r_2$

ALU op γ

D S₁ S₂

'+'

$$r_0 \leftarrow r_1 + r_2$$

EC

Eg:-

$$\underline{(A * B) + C}$$

variables are in main memory

Code:-

I₁: LOAD r_0, A

$$r_0 \leftarrow M[A]$$

I₂: LOAD r_1, B

$$r_1 \leftarrow M[B]$$

I₃: MUL r_2, r_0, r_1

$$r_2 \leftarrow r_0 * r_1$$

I₄: LOAD r_3, C

$$r_3 \leftarrow M[C]$$

I₅: ADD r_4, r_2, r_3

$$r_4 \leftarrow r_2 + r_3$$

Eg:-

$$X = \underline{(A+B) * (C+D)}$$

variables are in the
main memory

Code :-

I₁ : LOAD r₀, A r₀ \leftarrow M[A]

I₂ : LOAD r₁, B r₁ \leftarrow M[B]

I₃ : ADD r₂, r₀, r₁ r₂ \leftarrow r₀ + r₁

I₄ : LOAD r₃, C r₃ \leftarrow M[C]

I₅ : LOAD r₄, D r₄ \leftarrow M[D]

I₆ : ADD r₅, r₃, r₄ r₅ \leftarrow r₃ + r₄

I₇ : MUL r₆, r₂, r₅ r₆ \leftarrow r₂ * r₅

I₈ : STORE X, r₆ M[X] \leftarrow r₆

NOTE :- To minimize the registers re-usability is used.

I₁ : LOAD r₀, A

I₈ : STORE X, r₀

I₂ : LOAD r₁, B

I₃ : ADD r₀, r₀, r₁


I₄ : LOAD r₁, C

I₅ : LOAD r₂, D

I₆ : ADD r₁, r₁, r₂

I₇ : MUL r₀, r₀, r₁

So, only 3 reg are used



Q. Consider the following statement executed on a hypothetical CPU. CPU accepting the ALU data only from the register and also produces the result in the register. How many minimum register are required to evaluate the statement without spilling.

$$X = (A+B) * (C+D)$$

variables are in memory.

I₁: LOAD r₀, A

I₂: LOAD r₁, B


I₃: ADD r₁, r₀, r₁

$I_4 : LOAD r_2, c$


$I_5 : ADD r_0, r_0, r_2$

$I_6 : MUL r_0, r_0, r_1$

$I_7 : STORE X, r_0$



4- Addr Instruction Format :-



- PC is a mandatory register in a CPU, used to hold the address of a next instruction during the execution of current instruction. Therefore this concept is not in practice.

Instruction Execution Sequence :-

Consider the accumulator CPU as a reference model to analyze the instruction execution sequence i.e. 8085 CPU.

Expression : $(A+B)$

Variable	Addr	cell
A	2040	EC
B	8060	F2


Type of CPU : Acc-CPU { 8085µP }

Code org 1000;

I₁ : LOAD A




I₂ : ADD B





storage : Byte-Addressable
with Little-Endian



Execution :-

- t = 1000





Inst^n cycle :-

FC		EC				
	IF	ID	OF	PD	WB	
			S ₁ S ₂			D
I ₁	IMR	2MR	IMR	---	---	IRR
I ₂	IMR	2MR	IRR	IMR	IALU	IRR

memory reference

register reference

- Execution (Instruction) states are -

(i) Instruction Fetch (IF) :-

In this CPU fetch the instⁿ from the memory on the basis of PC. At the end of this process PC will be incremented sequentially.

(ii) Instruction Decode (ID) :-

In this state, CPU decodes the opcode to perform the opⁿ and also fetch the remaining part of instⁿ when the instⁿ size is greater than word size.

(iii) Operand Fetch (OF) :-

In this state CPU fetch the data based on the addressing mode.


(iv) Processing data (PD) :-

In this state input data is processed on enabled hardware.

(v) Write Back (WB) :-

In this state result will be stored into destination using the addressing modes.

Program Status Word (PSW) :-



Conditional Flags :-

- These flags are SET or RESET based on the result nature of ALU
- According to 8086 MP flag register design, 6 conditional flags are present name as:
 1. Carry Flag
 2. Parity Flag
 3. Auxiliary carry Flag
 4. Zero Flag
 5. Sign Flag
 6. Overflow flag

• Carry :- 'Is there any extra bit out of MSB'

\neg T set = 1 = C
F reset = 0 = NC

2. Parity:- 'Is the ALU o/p (Acc) contains even no. of 1's'

$$\begin{cases} T = \text{set} = 1 = \text{PE} (\text{Even parity}) \\ F = \text{reset} = 0 = \text{PO} (\text{odd parity}) \end{cases}$$

This Flag is used in the serial data communication, to perform error correction & detection.

3. Auxiliary carry :- Is there an extra bit from the

lower nibble to higher nibble
(3rd position) (4th position)

$$\begin{aligned} T &= \text{set} = 1 = AC \\ F &= \text{rest} = 0 = NA \end{aligned}$$

This flag is used in the BCD arithmetic, to hold the range exceeding condition of a lower nibble i.e this flag is set when lower nibble is greater than F.(1111).

NOTE - Carry Flag is also used in BCD arithmetic to hold the range exceeding condition of higher nibble. This flag is set when higher nibble is greater than F (1111).

- BCD format is used to represent decimal data.

It is of two types :

↳ packed BCD

↳ unpacked BCD

- In the unpacked BCD format each digit is represented with 8-bits i.e

0000	0000	}	Decimal digits
0000	1001		
0000	1010	246 codes are unused	
:	:		
LLL	LLL		

In this format more patterns are unused so alternative required i.e packed BCD.

- In the packed BCD format each digit is represented with 4 digits (nibble).

0000	0000	}	Decimal codes
0000	1001		
0000	1010	6 unused codes	
0000	1111		

(A-F)

- In this format 6 codes are unused / so adjustment required to convert the invalid codes into valid i.e Add 6 to nibble when nibble is greater than 9.

Eg:-


$$\begin{array}{r}
 & 1 \\
 & 27 \\
 + & 36 \\
 \hline
 & 63
 \end{array}$$

(HN)	(LN)
0010	0111
+ 0011	0110
0101 1101 (5D)	

$$\left\{
 \begin{array}{ll}
 13 < F & AC = 0 \\
 6 < F & CY = 0
 \end{array}
 \right\}$$

$$\left\{
 \begin{array}{l}
 AC = 0 \\
 CY = 0
 \end{array}
 \right\}$$

Justify :-



$D > 9$ and $AC = 0$, actual LN is 'D' only
Add '6' to LN

$5 < 9$ and $CY = 0$, Actual HN is '5' only
No adjustment

so,

$$\begin{array}{r}
 \cancel{13} \quad (5D) \quad \cancel{0010} \\
 + \cancel{6} \quad \quad \quad 0101 \quad 1101 \\
 \hline
 \cancel{19} \quad (+6) + \quad \quad \quad 110 \\
 \hline
 (63) \quad 0110 \quad 0011
 \end{array}$$


Eg:-

28		<u>HN</u>	<u>LN</u>
+ 39		0010	1000
		+	
		0011	1001
		<u>0110 0001</u>	

(61)

$(AC = 1)$
 $cy = 0$

Justify:-



$1 < 9$ and $AC = 1$ so actual LN is $> F$
 Add 6 to LN
 $6 < 9$ and $cy = 0$ so actual HN is 6
 No Adjustment

$$\begin{array}{r}
 61 \\
 + 6 \\
 \hline
 67
 \end{array}$$

Eg:-

$$\begin{array}{r} 89 \\ 99 \\ \hline 188 \end{array}$$

HN LN


$$\begin{array}{r} 1 \\ 1000 \\ 1001 \\ \hline 0010 \end{array} \quad \begin{array}{r} 1 \\ 1001 \\ 1001 \\ \hline 0010 \end{array}$$

(22)

$$AC = 1$$

$$CY = 1$$

Justify



$2 < 9$ & $AC = 1$ so actual $LN > F$

Add 6 to LN

$2 < 9$ & $CY = 1$ so actual $HN > F$

Add 6 to HN

$$\begin{array}{r} 22 \\ 66 \\ \hline 88 \end{array}$$

$$CY = 1$$

$$188$$

4. Zero Flag :- "Is the ALU o/p (Acc) value is zero"

$$\begin{cases} T = \text{set} = 1 = Z \\ F = \text{reset} = 0 = NZ \end{cases}$$

Acc-value	flag-status
0	1
$\neq 0$	0

e.g/

MOV CX, #1000

LL:

DEC CX

JNZ LL

5. Sign Flag :- 'Is the MSB bit of ALU o/p (Acc) is 1'

$$\begin{cases} T = \text{set} = 1 = NG \text{ (-ve logic)} \\ F = \text{reset} = 0 = PL \text{ (+ve logic)} \end{cases}$$

6. Overflow flag :-

$$(OV(u, y, z) = u'y'z + uy'z')$$

\downarrow +ve OV \downarrow -ve OV

Q. Consider the following 2's complement of data and perform the addition operation. What is the status of sign, ^{zero} carry ^{Parity}, overflow flag after the computation.

$$D_1: 1011\ 0110$$

$$D_2: 1100\ 0101$$

carry

$$\begin{array}{r}
 \textcircled{1} & 1011 & 0110 \\
 + & \boxed{1100} & 0101 \\
 \hline
 0111 & 1011
 \end{array}$$

$$CY = 1$$

$$OV = 1$$

$$\text{Parity} = 1 \text{ (PE)}$$

$$AC = 0 \text{ (NA)}$$

$$\text{zero} = 0 \text{ (NZ)}$$

$$\text{sign} = 0 \text{ (PL)}$$

Control Flags :-

- Based on the status of these flags, hardware operations are controlled.
- According to 8086 flag register, 3 control flags are present.

- TRAP Flag
- interrupt Flag
- direction Flag

TRAP Flag

- + , single step prog execution; -t
- 0 , At a time prog execution; -g

Interrupt flag

- 1 , Enable the interrupt (EI)
- 0 , Disable the interrupt (DI)

(Only maskable interrupt are controlled)

Direction flag

- 1 Auto decrementation , STD (set - direction)
- 0 Auto increment , CTD (clear - direction)

Addressing Modes :-

It shows the location of a required object in the program. Object may be a data or instruction.

- O/p of a addressing mode is effective address (EA)
- EA is the actual address of an object , therefore

$$\text{object} = [\text{EA}]$$

content
of

- Addressing mode is implemented in the instⁿ design in two ways:


② Implicit { opcode itself specify the type of AM }
used

e.g.: ADD ~~xx~~ ~~xx~~, (stack - CPU)

~~ADD~~ ~~xx[xxxx]~~

③ Explicit { mode field is used in the instⁿ to specify type of addressing mode used }

i.e.



- Different symbols are used to refer the various addressing modes in the user program.

/ I → Immediate mode


Reg-name → Register AM

@ / () → Indirect AM

Index by name → Indexed AM

$+/- \rightarrow$ Auto indexed AM


- Different AM's used in the computer design is as follows :



Sequential control flow AM's :-

- These modes concentrate on location of data ∴ data transfer & data manipulation Instⁿ are designed with these AM's.
- Different addressing modes (AM's) is deployed in this category :

1. Implied AM :- In this mode data info is present in the opcode itself.



e.g -

STC set carry CY=1

CLC clear carry CY=0


ADD stack - CPU ALU addition

```
graph TD; ADD[ADD] --> POP1[POP]; ADD --> POP2[POP]; ADD --> PLUS[+]; ADD --> PUSH[PUSH]
```

TOS \leftarrow TOS + TOS


2. Immediate AM :- This mode is used to access the constants. In this mode data is present in the address field of an inst".

Instⁿ
design




$$\text{Data} = \text{Addr field value}$$

eg:-



$$(r_0 \leftarrow 23)$$

eg:-



$$23 \leftarrow r_0$$

constant value

can't be an
address or location

* Immediate value is only allowed
in source field

Limitation :-


Range of constants are restricted by the size of an address field i.e. n-bit address field support

(0 to $2^n - 1$) unsigned constants

(-2^{n-1} to $+2^{n-1} - 1$) signed constants

It is a source addressing mode, it can't be used as a destination addressing mode.

3. Register AM :- This mode is used to access the local variables. In this mode data is present in the register, the corresponding register name will be maintained in address field of an instruction,




$$EA = \text{Addr Field value}$$

↓


Reg_name

Data = [EA] = [Reg-name]


e.g:- Assume 4W Instⁿ given



Instⁿ cycle :-



4. Direct Addressing :- This mode is used to access the static variables. In this mode data is present in the memory, the corresponding memory address will be maintained address field of an instruction as an EA.




$EA = \text{Addr field value}$


↓

MEM addr


$$(\text{Data} = [EA] = [\text{MEM addr}])$$

Eg:-





Instⁿ cycle :-



5. Indirect Addressing :- This mode is used to access the pointers. In this mode address field contains the address of EA.

[MEM-indirect AM]


Eg: $MOV r_0, @4000$

(1MR) $r_0 \leftarrow M[4000]$

(1MR) $r_0 \leftarrow M[2000]$

$r_0 \leftarrow 20$

2MR



MOV r_1 , #2000 [reg-indirect AM]

MOV r_0 , @ r_1

(IRR) $r_0 \leftarrow M[r_1]$

(IMR) $r_0 \leftarrow M[2000]$

* so this is enhanced version of Indirect Addressing

$r_0 = 20$
(IRR + IMR)

- Mem-indirect AM, EA is in the memory.
Address field of Instⁿ contains address of EA.

EA = [Addr field value]
↑
Mem Addr

Data = [EA]
[[mem-addr]]


Actions -

IMR → to get EA

IMR → to access the Data

NOTE: This consumes more time to access the data
so, enhancement required i.e. reg-indirect AM.

- Reg-indirect AM:- In this mode EA is in the register. In this mode, address field of an Instn contain address of a effective address i.e register name has the EA.




Actions:

IRR — to access EA

IMR — to access Data

ADD	r_0	$@r_1$
-----	-------	--------



$$r_0 \leftarrow r_0 + M[r_1]$$

IRR IRR IRR
 +
 IMR

[reg-name]

this means ↪
reg contains
some special
info