
Computer Architecture

Lec 11: Static & Dynamic Scheduling

This Unit: Static & Dynamic Scheduling



- Code scheduling
 - To reduce pipeline stalls
 - To increase ILP (insn level parallelism)
- Static scheduling by the compiler
 - Approach & limitations
- Dynamic scheduling in hardware
 - Register renaming
 - Instruction selection
 - Handling memory operations

Review: Dependences and Hazards

- Dependence: relationship between two insns
 - **Data**: two insns use same storage location
 - Control: one insn affects whether another executes at all
 - Not a bad thing, programs would be boring without them
 - Enforced by making older insn go before younger one
 - Happens naturally in single-/multi-cycle designs
 - But not in a pipeline
- Hazard: dependence & possibility of wrong insn order
 - Effects of wrong insn order must not be externally visible
 - Stall: for order by keeping younger insn in same stage
 - Hazards are a bad thing: stalls reduce performance

Review: Data Dependences

RAW (Read After Write) = "true dependence" (true) mul r0 * r1 → (r2) $add(r2) + r3 \rightarrow r4$ **WAW** (Write After Write) = "output dependence" (false) mul r0 * r1→(r2) add r1 + r3 \rightarrow (r2 **WAR** (Write After Read) = "anti-dependence" (false) mul r0 *(r1 add r3 + r4 \rightarrow (r1

Can We Do Better?

 What do the following two pieces of code have in common (with respect to execution in the previous design)?

```
IMUL R3 \leftarrow R1, R2

ADD R3 \leftarrow R3, R1

ADD R4 \leftarrow R6, R7

IMUL R5 \leftarrow R6, R8

ADD R7 \leftarrow R9, R9
```

```
LD R3 \leftarrow R1 (0)

ADD R3 \leftarrow R3, R1

ADD R4 \leftarrow R6, R7

IMUL R5 \leftarrow R6, R8

ADD R7 \leftarrow R9, R9
```

- Answer: First ADD stalls the whole pipeline!
 - ADD cannot dispatch because its source registers unavailable
 - Later independent instructions cannot get executed

Code Scheduling

- Scheduling: act of finding independent instructions
 - "Static" done at compile time by the compiler (software)
 - "Dynamic" done at runtime by the processor (hardware)

```
ld [sp+4] → r2
ld [sp+8] → r3
add r2,r3 → r1
st r1 → [sp+0]
ld [sp+16] → r5
ld [sp+20] → r6
sub r6,r5 → r4
st r4 → [sp+12]
```

Static Scheduling by Compilier

Compiler Scheduling

- Compiler can schedule (move) instructions to reduce stalls
 - Data dependency will not lead to stalls if the insts are far enough
 - Basic pipeline scheduling: eliminate back-to-back load-use pairs

After Before $ld [sp+4] \rightarrow r2$ $1d [sp+4] \rightarrow r2$ ld $[sp+8] \rightarrow r3$ 1d $[sp+8] \rightarrow r3$ add r2,r3\frac{1}{2}r1 //stall ld [sp+16]/→r5 add r2,r3 →r1 //no stall st $r1 \rightarrow [sp+0]$ ld [sp+16] →r5 1d $[sp+20] \rightarrow r6$ st r1→[sp+0] 1d $[sp+20] \rightarrow r6$ sub r6;r5→r4 //stall sub $r6, r5 \rightarrow r4$ //no stall st $r4 \rightarrow [sp+12]$ st $r4 \rightarrow [sp+12]$

Loop Unrolling

Example:

```
for (j=1; j<=1000; j++) x[j]=x[j]+s;
Loop: l.d f0, 0(r1) ;f0=vector element
   add.d f4, f0, f2 ;add scalar from f2
   s.d f4, 0(r1) ;store result
   subi r1, r1, 8 ;decrement pointer 8B(DW)
   bnez r1, Loop ;branch R1!=zero
   nop ;delayed branch slot</pre>
```

Instruction producing result	Instruction using result	Latency in clock cycles
FP ALU op	Another FP ALU op	3
FP ALU op	Store double	2
Load double	FP ALU op	1
Load double	Store double	0
Integer op	Integer op	0

Before Unrolling

```
f0,0(r1)
                               ;f0=vector element
  Loop:
          1.d
2
          stall
3
                               ;add scalar in f2
          add.d
                   f4,f0,f2
          stall
5
          stall
                                                     9 cycles
                   f4,0(r1)
          s.d
                               ;store result
          subi
                   r1,r1,8
                               ;decrement pointer 8B (DW)
8
          bnez
                               ;branch r1!=zero
                   r1,Loop
9
                               ;delayed branch slot_
          stall
```

Instruction producing result	Instruction using result	Latency in clock cycles
FP ALU op	Another FP ALU op	3
FP ALU op	Store double	2
Load double	FP ALU op	1
Load double	Store double	0
Integer op	Integer op	0

Before Unrolling but with Reordering

```
f0,0(r1)
  Loop:
          1.d
2
          stall
3
                   f4, f0, f2
          add.d
          subi
                   r1,r1,8
                                                    6 cycles
5
                   r1,Loop
                               ;delayed branch
          bnez
                               ;altered when move past subi
                   f4,8(r1)
          s.d
```

Instruction producing result	Instruction using result	Latency in clock cycles
FP ALU op	Another FP ALU op	3
FP ALU op	Store double	2
Load double	FP ALU op	1

Loop Unrolling (4 times)

• Suppose r1%4 = 0

```
f0, 0(r1)
  Loop: 1.d
2
        add.d f4, f0, f2
3
        s.d
                              ;drop subi & bnez
               f4,0(r1)
        1.d f0, -8(r1)
5
        add.d f4, f0, f2
6
        s.d f4, -8(r1)
                              ;drop subi & bnez
7
        1.d
               f0, -16(r1)
8
       add.d f4, f0, f2
9
        s.d
               f4,-16(r1)
                              ;drop subi & bnez
               f0, -24(r1)
10
        1.d
11
        add.d f4, f0, f2
12
        s.d f4, -24(r1)
13
               r1, r1, #32
                              ;alter to 4*8
        subi
14
        bnez
               r1, LOOP
15
        nop
```

Loop Unrolling (register renaming)

register renaming eliminates WAW and WAR dependencies

```
1 Loop: 1.d f0, 0(r1)
                                   1.d f0, 0(r1)
                            1 Loop:
       add.d f4, f0, f2
                                    add.d f4, f0, f2
3
                            3
       s.d 0(r1), f4
                                    s.d
                                          0(r1), f4
4
       1.d f0, -8(r1)
                            4
                                    1.d f6, -8(r1)
5
       add.d f4, f0, f2
                            5
                                    add.d f8, f6, f2
6
       s.d -8(r1), f4
                            6
                                    s.d
                                           -8(r1), f8
       1.d f0, -16(r1)
                                    1.d
                                          f10, -16(r1)
       add.d f4, f0, f2
                                    add.d f12, f10, f2
                            8
9
       s.d -16(r1), f4
                            9
                                    s.d
                                           -16(r1), f12
                                    1.d f14, -24(r1)
       1.d f0, -24(r1)
10
                            10
11
                            11
       add.d f4, f0, f2
                                    add.d f16, f14, f2
12
       s.d -24(r1), f4
                            12
                                    s.d
                                           -24(r1), f16
13
       subi
             r1, r1, #32
                            13
                                    subi
                                          r1, r1, #32
14
       bnez
             r1, LOOP
                            14
                                    bnez
                                           r1, LOOP
15
                            15
       nop
                                    nop
```

27 cycles in four loops, each loop takes 6.8 cycles

Loop Unrolling + Reordering

14 cycles in four loops, each loop takes 3.5 cycles

```
f0, 0(r1)
 Loop: 1.d
2
      l.d
              f6, -8(r1)
3
       1.d
              f10, -16(r1)
4
       1.d f14, -24(r1)
5
      add.d f4, f0, f2
6
      add.d
              f8, f6, f2
7
      add.d f12, f10, f2
8
      add.d
              f16, f14, f2
9
       s.d
              0(r1), f4
10
      s.d
              -8(r1), f8
11
       s.d
              -16(r1), f12
12
       subi r1, r1, #32
13
      bnez r1, LOOP
14
      s.d
                           ; 8-32 = -24
              8(r1), f16
```

Compiler Scheduling Requires

Large scheduling scope

- Independent instruction to put between load-use pairs
- + Original example: large scope, two independent computations
- This example: small scope, one computation

```
Before

After (same!)

ld [sp+4] \Rightarrow r2

ld [sp+4] \Rightarrow r2

ld [sp+8] \Rightarrow r3

add r2,r3\Rightarrow r1 //stall

st r1\Rightarrow[sp+0]

After (same!)

ld [sp+4] \Rightarrow r2

ld [sp+4] \Rightarrow r2

ld [sp+8] \Rightarrow r3

add r2,r3\Rightarrow r1 //stall
```

- Compiler can create larger scheduling scopes
 - For example: loop unrolling & function inlining

Compiler Scheduling Requires

Enough registers

- To hold additional "live" values
- Example code contains 7 different values (including sp)
- Before: max 3 values live at any time → 3 registers enough
- After: max 4 values live → 3 registers not enough

<u>Original</u>

Wrong!

```
ld [sp+4] \rightarrow r2
                                          1d [sp+4] \rightarrow r2
ld [sp+8] \rightarrow r1
                                          ld [sp+8] \rightarrow r1
add r1, r2 \rightarrow r1 //stall
                                          ld [sp+16] → r2
st r1 \rightarrow [sp+0]
                                          add r1, r2 \rightarrow r1 // wrong r2
ld [sp+16] →r2.
                                          ld [sp+20] \rightarrow r1
ld [sp+20] \rightarrow r1
                                          st r1 \rightarrow [sp+0] // wrong r1
                                          sub r2, r1 \rightarrow r1
sub r2, r1 \rightarrow r1 //stall
                                          st r1 \rightarrow [sp+12]
st r1 \rightarrow [sp+12]
```

Compiler Scheduling Requires

Alias analysis

- Ability to tell whether load/store reference same memory locations
 - Effectively, whether load/store can be rearranged
- Previous example: easy, loads/stores use same base register (sp)
- New example: can compiler tell that r8 != r9?
- Must be conservative

<u>Before</u>	Wrong(?)
ld [r9+4]→r2	ld [r9+4]→r2
ld [r9+8] → r3	ld [r9+8] → r3
add r3,r2→r1 //stall	ld [r8+0]→r5 //does r8==r9?
st $r1 \rightarrow [r9+0]$	add r3,r2⇒r1
ld [r8+0]→r5	ld [r8+4] → r6 //does r8+4==r9?
ld [r8+4]→r6	st $r1 \rightarrow [r9+0]$
sub r5,r6→r4 //stall	sub r5,r6→r4
st r4→[r8+8]	st r4→[r8+8]

Scheduling Scope Limited by Branches

r1 and r2 are inputs

```
loop:
  jz r1, not found
  ld [r1+0] → r3 —
  sub r2, r3 \rightarrow r4
  jz r4, found
  ld [r1+4] \rightarrow r1
                Aside: what does this code do?
  jmp loop
                Legal to move load up past branch?
```

A Good Case: Static Scheduling of SAXPY

- SAXPY (Single-precision A X Plus Y)
 - Linear algebra routine (used in solving systems of equations)

- Static scheduling works great for SAXPY
 - All loop iterations independent
 - Use loop unrolling to increase scheduling scope
 - Aliasing analysis is tractable (just ensure X, Y, Z are independent)
 - Still limited by number of registers

Unrolling & Scheduling SAXPY

- Fuse two (in general, K) iterations of loop
 - Fuse loop control: induction variable (i) increment + branch
 - Adjust register names & induction uses (constants → constants+4)
 - Reorder operations to reduce stalls

```
ldf [X+r1] \rightarrow f1
                                    ldf [X+r1] \rightarrow f1
                                                                           ldf [X+r1] \rightarrow f1
                                                                           ldf [X+r2+4] \rightarrow f5
mulf f0, f1 \rightarrow f2
                                    mulf f0, f1 \rightarrow f2
ldf [Y+r1] \rightarrow f3
                                    ldf [Y+r1] → f3
                                                                          mulf f0, f1 \rightarrow f2
addf f2,f3 \rightarrow f4
                                    addf f2,f3 \rightarrow f4
                                                                          mulf f0, f5 \rightarrow f6
stf f4 \rightarrow [Z+r1]
                                    stf f4 \rightarrow [Z+r1]
                                                                           ldf [Y+r1] \rightarrow f3
addi r1,4 \rightarrow r1
                                                                           ldf [Y+r1+4] \rightarrow f7
                                                                           addf f2,f3 \rightarrow f4
blt r1, r2, 0
                                                                           addf f6, f7 \rightarrow f8
ldf [X+r1] \rightarrow f1
                                     ldf [X+r1+4] \rightarrow f5
                                    mulf f0, f5 \rightarrow f6
mulf f0, f1 \rightarrow f2
                                                                           stf f4 \rightarrow [Z+r1]
ldf [Y+r1] \rightarrow f3
                                     ldf [Y+r1+4] \rightarrow f7
                                                                           stf f8 \rightarrow [Z+r1+4]
addf f2,f3 \rightarrow f4
                                    addf f6, f7 \rightarrow f8
                                                                           addi r1,8⇒r1
stf f4 \rightarrow [Z+r1]
                                    stf f8 \rightarrow [Z+r1+4]
                                                                          blt r1, r2, 0
addi r1,4⇒r1
                                    addi r1,8⇒r1
blt r1,r2,0
                                    blt r1, r2, 0
```

Compiler Scheduling Limitations

- Scheduling scope
 - Example: can't generally move memory operations past branches
- Limited number of registers (set by ISA)
- Inexact "memory aliasing" information
 - Often prevents reordering of loads above stores by compiler
- Caches misses (or any runtime event) confound scheduling
 - How can the compiler know which loads will miss vs hit?
 - Can impact the compiler's scheduling decisions

Can Hardware Overcome These Limits?

Dynamically-scheduled processors

- Also called "out-of-order" processors
- Hardware re-schedules insns...
- ...within a sliding window of VonNeumann insns
- As with pipelining and superscalar, ISA unchanged
 - Same hardware/software interface, appearance of in-order
- Increases scheduling scope
 - Does loop unrolling transparently!
 - Uses branch prediction to "unroll" branches
- Examples:
 - Pentium Pro/II/III (3-wide), Core 2 (4-wide),
 Alpha 21264 (4-wide), MIPS R10000 (4-wide), Power5 (5-wide)

Dynamic Scheduling by Hardware

Dynamic Scheduling

- Also called "Out of Order Execution"
 - Done by the hardware on-the-fly during execution
- Idea: Move the dependent instructions out of the way of independent ones (s.t. independent ones can execute)
 - Rest areas for dependent instructions: Reservation stations
- Monitor the source "values" of each instruction in the resting area
- When all source "values" of an instruction are available, "fire" (i.e. dispatch) the instruction
 - Instructions dispatched in dataflow (not control-flow) order
- Benefit:
 - Latency tolerance: Allows independent instructions to execute and complete in the presence of a long-latency operation

Enabling OoO Execution

- 1. Need to link the consumer of a value to the producer
 - Register renaming: Associate a "tag" with each data value
- 2. Need to buffer instructions until they are ready to execute
 - Insert instruction into reservation stations after renaming
- 3. Instructions need to keep track of readiness of source values
 - Broadcast the "tag" when the value is produced
 - Instructions compare their "source tags" to the broadcast tag → if match, source value becomes ready
- 4. When all source values of an instruction are ready, need to dispatch the instruction to its functional unit (FU)
 - Instruction wakes up if all sources are ready
 - If multiple instructions are awake, need to select one per FU

Tomasulo's Algorithm for OoO Execution

- OoO with register renaming invented by Robert Tomasulo
 - Used in IBM 360/91 Floating Point Units
 - **Read:** Tomasulo, "An Efficient Algorithm for Exploiting Multiple Arithmetic Units," IBM Journal of R&D, Jan. 1967.
- OoO variants are used in most high-performance processors
 - Initially in Intel Pentium Pro, AMD K5
 - Alpha 21264, MIPS R10000, IBM POWER5, IBM z196, Oracle UltraSPARC T4, ARM Cortex A15

Recall: Register Renaming

- WAR and WAW dependencies are not true dependencies
 - WHY? The same register refers to values that have nothing to do with each other
 - They exist because not enough register ID's (i.e. names) in the ISA
- How register renaming eliminates WAR and WAW dependencies?
 - Require: a large number of (physical) registers except for the architecture registers

- "Architected" vs "Physical" registers level of indirection
 - Arch: r1,r2,r3
 - Physical: p1,p2,p3,p4,p5,p6,p7

Original insns

```
add r2,r3→r1

Sub r2,r1→r3

i mul r2,r3→r3

div r1,4→r1
```


- "Architected" vs "Physical" registers level of indirection
 - Arch: r1,r2,r3
 - Physical: p1,p2,p3,p4,p5,p6,p7

Original insns

		_		
NΛ	2r	、	h	\sim
141	a ı	Ta		
	чь	, , ,		\sim

	r1	r2	r3
	p1	p2	p3
)			
=			

FreeList



Original insns

Renamed insns

add
$$p2,p3 \rightarrow p4$$

- "Architected" vs "Physical" registers level of indirection
 - Arch: r1,r2,r3
 - Physical: p1,p2,p3,p4,p5,p6,p7

Original insns

MapTable

	r1	r2	r3
	p1	p2	р3
)	p4	p2	р3

FreeList

p4,p5,p0	6,p7
p5,p6,p	7

Original insns

Renamed insns

add
$$p2,p3 \rightarrow p4$$

sub $p2,p4 \rightarrow p5$

- "Architected" vs "Physical" registers level of indirection
 - Arch: r1, r2, r3
 - Physical: p1,p2,p3,p4,p5,p6,p7

Original insns


MapTable

	r1	r2	r3
	p1	p2	p3
)	p4	p2	р3
•	p4	p2	p 5


FreeList

p4,p5,p6,p7	
p5,p6,p7	
p6,p7	

Original insns



Renamed insns



- "Architected" vs "Physical" registers level of indirection
 - Arch: r1,r2,r3
 - Physical: p1,p2,p3,p4,p5,p6,p7

Original insns

- + Removes false dependences
- + Leaves **true** dependences intact!

MapTable

	r1	r2	r3
	p1	p2	р3
	p4	p2	р3
	p4	p2	p 5
	p4	p2	p 6
ļ	<u> </u>	T-	T.

FreeList

p4,p5,p6,p7
p5,p6,p7
p6,p7
p 7

Original insns

add	r2,r3	r1
sub	r2,r1=	r3
mul	r2,r3=	r3
div	r1,4	c 1

Renamed insns

add p2,p3 p4
sub p2,p4 p5
mul p2,p5 p6
div p4,4 p7

Tomasulo's Algorithm for OoO Execution

Key Technologies

- Each compute unit maintains a reservation station (physical registers)
 - buffer the insts who are not ready
- Register renaming to remove WAW and WAR dependencies
 - Rename Register ID to RS entry ID
- Out of Order dispatching

Tomasulo's Algorithm

Reservation Station


- Op: op code of the inst
- Vj, Vk: values of operants
- Qj, Qk: RS entry ID that will provide the value (0 means the value is ready)

Registers (add a new field):

 st: empty means the value of the register can be used, otherwise, indicates the RS entry ID that can provide the value

Bus


 broadcast the results, and also the RS entry ID that provides the results





Tomasulo's Algorithm


- If reservation station available before renaming
 - Instruction + renamed operands (source value/tag) inserted into the reservation station
 - Only rename if reservation station is available
- Else stall
- While in reservation station, each instruction:
 - Watches common data bus (CDB) for tag of its sources
 - When tag seen, grab value for the source and keep it in the reservation station
 - When both operands available, instruction ready to be dispatched
- Dispatch instruction to the Functional Unit when instruction is ready
- After instruction finishes in the Functional Unit
 - Arbitrate for CDB
 - Put tagged value onto CDB (tag broadcast)
 - Register file is connected to the CDB
 - Register contains a tag indicating the latest writer to the register
 - If the tag in the register file matches the broadcast tag, write broadcast value into register (and set valid bit)
 - Reclaim rename tag
 - no valid copy of tag in system!

Tomasulo's Algorithm Example











39


div issue, f1 and f2 are ready mul1 issue, f0 is waiting for RS entry #c add issue, f1 and f2 are ready



div issue, f1 and f2 are ready mul1 issue, f0 is waiting for RS entry #c add issue, f1 and f2 are ready mul2 issue, f0 is waiting for RS entry #z



div issue, f1 and f2 are ready mul1 issue, f0 is waiting for RS entry #c add issue, f1 and f2 are ready mul2 issue, f0 is waiting for RS entry #z add write back



div issue, f1 and f2 are ready mul1 issue, f0 is waiting for RS entry #c add issue, f1 and f2 are ready mul2 issue, f0 is waiting for RS entry #z add write back

div write back

Exception

Exceptions in Pipeline

- I/O request: external interrupt
- Inst Exception: user request interrupt
 - sys call, breakpoint, trace and debug
- Compute Units
 - overflow, float exception
- Storage Units
 - unaligned memory address, invalid access to system space, TLB miss, page fault
- Reserved Inst Error: unknown inst
- Hardware errors
- etc

Precise Exception

- Precise Exception: when exception happens, the insts before exception should be executed, and the insts after exception are not executed
- Reason for imprecise exception: out of order, later insts finish earlier and modify the system states (registers or memory)
 - Tomasulo Algorithm cannot ensure precise exception

DIVF f0,f2,f4
ADDF f10,f10,f8
SUBF f12,f12,f14

addf and subf may finish earlier than divf, if exception happens for divf after addf is executed, it is imprecise


Precise Exception for OoO Pipepline

- Idea: use buffers to store execution results temporarily, commit a result when all the previous insts' results are committed
 - Reorder Buffer (ROB): buffer the execution results
 - when an inst writes back, put the results in ROB
 - add a Commit phase, write the results in ROB to register/memory
 - An inst is only committed when all the previous insts are committed
 - In-Order Commit: Out-of-Order Execution, In-Order Complete

Reorder Buffer (ROB)

- Content: target address(register ID), value, op
- Write the results to ROB in the WriteBack phase, later insts can read from operants from ROB
- Register ID is renamed to ROB ID (not the RS ID)
- Write the results to register/memory when commit
- As long as an inst is not committed, it will not modify the registers/memory, easy to cancel the inst before it is committed (due to exceptions of ealier insts


Pipeline with Reorder Buffer





MUL F3, F0, F2

ADD **FO**, **F1**, **F2**

MUL F3, F0, F2







DIV F0, F1, F2 MUL F3, F0, F2 bus ADD **F**0, **F**1, **F**2 **Mul/Div Unit** Add/Sub Unit MUL F3, F0, F2 Reservation † Reservation **Memory** Station Station div 0 1.0 0 1.0 c add 0 1.0 a 1.0 mul a **ROB** Registers d 1.0 add **f0** 1.0 div issue, f1 and f2 are ready f3 1.0 mul div f0 c 1.0 mul1 issue, f0 is waiting for ROB #aupdate registers add issue, f1 and f2 are ready inst DIVFO, F1, F2 MUL F3, F0, F2 ADD F0 , F1 , F2 MUL F3, F0, F2

52


DIV F0, F1, F2

MUL F3, F0, F2

ADD F0, F1, F2

MUL F3, F0, F2

div issue, f1 and f2 are ready
mul1 issue, f0 is waiting for ROB #aupdate registers
add issue, f1 and f2 are ready
mul2 issue, f0 is waiting ROB #c




DIV F0, F1, F2
MUL F3, F0, F2

ADD **FO**, **F1**, **F2**

MUL F3, F0, F2

div issue, f1 and f2 are ready
mul1 issue, f0 is waiting for ROB #aupdate registers
add issue, f1 and f2 are ready
mul2 issue, f0 is waiting ROB #c
add write back




MUL F3, F0, F2

ADD **F**0, **F**1, **F**2

MUL F3, F0, F2

div issue, f1 and f2 are ready
mul1 issue, f0 is waiting for ROB
#aupdate registers
add issue, f1 and f2 are ready
mul2 issue, f0 is waiting ROB #c
add write back

div write back




DIV F0, F1, F2 MUL F3, F0, F2

ADD **FO**, **F1**, **F2**

MUL F3, F0, F2

div issue, f1 and f2 are ready
mul1 issue, f0 is waiting for ROB
#aupdate registers
add issue, f1 and f2 are ready
mul2 issue, f0 is waiting ROB #c
add write back
div write back

div commit, mul2 write back




MUL F3, F0, F2

ADD **F**0, **F**1, **F**2

MUL F3, F0, F2

div issue, f1 and f2 are ready
mul1 issue, f0 is waiting for ROB #a
add issue, f1 and f2 are ready
mul2 issue, f0 is wating ROB #c
add write back
div write back
div commit, mul2 write back

mul write back




MUL F3, F0, F2

ADD **F**0, **F**1, **F**2

MUL F3, F0, F2

div issue, f1 and f2 are ready
mul1 issue, f0 is waiting for ROB #a
add issue, f1 and f2 are ready
mul2 issue, f0 is wating ROB #c
add write back
div write back
div commit, mul2 write back
mul1 write back
mul1 commit




MUL F3, F0, F2

ADD **F**0, **F**1, **F**2

MUL F3, F0, F2

div issue, f1 and f2 are ready
mul1 issue, f0 is waiting for ROB #a
add issue, f1 and f2 are ready
mul2 issue, f0 is waiting ROB #c
add write back
div write back
div commit, mul2 write back
mul1 write back
mul1 commit


add commit



DIV F0, F1, F2
MUL F3, F0, F2
ADD F0, F1, F2

MUL F3, F0, F2

div issue, f1 and f2 are ready mul1 issue, f0 is waiting for ROB #a add issue, f1 and f2 are ready mul2 issue, f0 is wating ROB #c add write back div write back div commit, mul2 write back mul1 write back mul1 commit add commit



mult2 commit

ROB with Exception

suppose ADD has execption

DIV F0, F1, F2


MUL F3, F0, F2

ADD **F**0, **F**1, **F**2

MUL F3, F0, F2

div issue, f1 and f2 are ready
mul1 issue, f0 is waiting for ROB #a
add issue, f1 and f2 are ready
mul2 issue, f0 is wating ROB #c
add write back
div write back
div commit, mul2 write back
mul1 write back

mul1 commit



suppose ADD has execption

DIV F0, F1, F2


MUL F3, F0, F2

ADD **F**0, **F**1, **F**2

MUL F3, F0, F2

div issue, f1 and f2 are ready
mul1 issue, f0 is waiting for ROB #a
add issue, f1 and f2 are ready
mul2 issue, f0 is waiting ROB #c
add write back
div write back
div commit, mul2 write back
mul1 write back
mul1 commit

add commit



OoO Pipeline with ROB

- **Issue**: send the inst to RS (if both RS and ROB are available), use a ROB entry to store the result; read the operants (check the ready status)
- **Execute**: if all the operants are ready, execute the inst, otherwise watch common data bus for ROB tag of its sources; when tag seen, grab value for the source and keep it in the reservation station
- Write back: send the results to data bus, release RS entry;
 ROB updates the results accordingly
- Commit: if the earlies inst writes back and there is no exception, write the results in ROB to register/memory (i.e., commit), release the ROB entry; if the earlier inst has exception, empty the insts list and ROB etc

Handling Memory Operations

Recall: Types of Dependencies

- RAW (Read After Write) = "true dependence" mul r0 * r1 → r2
 ... add r2 + r3 → r4
- WAW (Write After Write) = "output dependence" mul r0 * r1→r2
 ... add r1 + r3 →r2
- WAR (Write After Read) = "anti-dependence" mul r0 * r1 → r2
 add r3 + r4 → r1
- WAW & WAR are "false", Can be totally eliminated by "renaming"

Also Have Dependencies via Memory

- If value in "r2" and "r3" is the same...
- RAW (Read After Write) True dependency

WAW (Write After Write)

WAR (Write After Read)

WAR/WAW are "false dependencies"

- But can't rename memory in same way as registers
 - Why? Addresses are not known at rename
- Need to use other tricks

Let's Start with Just Stores

- Stores: Write data cache, not registers
 - Can we rename memory?
 - ➤ No (at least not easily)
 - Cache writes unrecoverable
- Solution: write stores into cache only when certain
 - When are we certain? At "commit"

Handling Stores

	0	1	2	3	4	5	6	7	8	9	10	11	12
mul p1 * p2 → p3	F	Di	Ι	RR	X_1	X_2	X ₃	X ₄	W	С			
jump-not-zero p3	F	Di					Ι	RR	X	W	С		
st p5 → [p3+4]		F	Di				I	RR	X	М	W	С	
st p4 → [p6+8]		F	Di	I?									

- Can "st p4 \rightarrow [p6+8]" issue in cycle 3?
 - Its register inputs are ready...

Problem #1: Out-of-Order Stores

	0	1	2	3	4	5	6	7	8	9	10	11	12
mul p1 * p2 → p3	F	Di	I	RR	X_1	X ₂	X ₃	X ₄	W	С			
jump-not-zero p3	F	Di					Ι	RR	X	W	С		
st p5 → [p3+4]		F	Di				I	RR	X	M	W	С	
st p4 → [p6+8]		F	Di	I?	RR	X	M	W				С	

- Can "st p4 → [p6+8]" write the cache in cycle 6?
 - "st p5 → [p3+4]" has not yet executed
- What if p3+4 == p6+8?
 - The two stores write the same address! WAW dependency!
 - Not known until their "X" stages (cycle 5 & 8)
- Unappealing solution: all stores execute in-order
- We can do better...

Problem #2: Speculative Stores

	0	1	2	3	4	5	6	7	8	9	10	11	12
mul p1 * p2 → p3	F	Di	I	RR	X_1	X ₂	X ₃	X ₄	W	С			
jump-not-zero p3	F	Di					I	RR	*	W	С		
st p5 → [p3+4]		F	Di				I	RR	X	М	W	С	
st p4 → [p6+8]		F	Di	I?	RR	X	M	W				С	

- Can "st p4 → [p6+8]" write the cache in cycle 6?
 - Store is still "speculative" at this point
- What if "jump-not-zero" is mis-predicted?
 - Not known until its "X" stage (cycle 8)
- How does it "undo" the store once it hits the cache?
 - Answer: it can't; stores write the cache only at commit
 - Guaranteed to be non-speculative at that point

Store Queue (SQ)

- Solves two problems
 - Allows for recovery of speculative stores
 - Allows out-of-order stores
- Store Queue (SQ)
 - At dispatch, each store is given a slot in the Store Queue
 - First-in-first-out (FIFO) queue
 - Each entry contains: "address", "value", and "bday"
- Operation:
 - Dispatch (in-order): allocate entry in SQ (stall if full)
 - Execute (out-of-order): write store value into store queue
 - Commit (in-order): read value from SQ and write into data cache
 - Branch recovery: remove entries from the store queue
- Also solves problems with loads

Store Queue Operation

	0	1	2	3	4	5	6	7	8	9	10	11	12
fdiv p1 / p2 → p9	F	Di	I	RR	X_1	X ₂	X ₃	X ₄	X ₅	X ₆	W	С	
st p4 → [p5+4]	F	Di	Ι	RR	Χ	SQ						С	
st p3 → [p6+8]		F	Di	I	RR	X	SQ						С

- Stores write to SQ, not M
 - similar to register renaming, where we allocated a new physical register for each insn
- What if the fdiv triggers a /0 exception?

Memory Forwarding

	0	1	2	3	4	5	6	7	8	9	10	11	12
fdiv p1 / p2 → p9	F	Di	Ι	RR	X_1	X_2	X ₃	X ₄	X ₅	X ₆	W	С	
st p4 → [p5+4]	F	Di	Ι	RR	Χ	SQ						С	
st p3 → [p6+8]		F	Di	Ι	RR	Χ	SQ						С
ld [p7] → p8		F	Di	I?	RR	X	M_1	M_2	W				С

- Can "ld [p7] → p8" issue and begin execution?
 - Why or why not?

Memory Forwarding

	0	1	2	3	4	5	6	7	8	9	10	11	12
fdiv p1 / p2 → p9	F	Di	Ι	RR	X_1	X_2	X ₃	X ₄	X ₅	X ₆	W	С	
st p4 → [p5+4]	F	Di	Ι	RR	Χ	SQ						С	
st p3 → [p6+8]		F	Di	I	RR	Χ	SQ						С
ld [p7] → p8		F	Di	I?	RR	X	M_1	M_2	W				С

- Can "Id [p7] → p8" issue and begin execution?
 - Why or why not?
- If the load reads from either of the stores' addresses...
 - Load must get correct value, but stores don't write cache until commit...
- Solution: "memory forwarding"
 - Load also searches the Store Queue (in parallel with cache access)
 - Conceptually like register bypassing, but different implementation
 - Why? Addresses unknown until execute


Problem #3: WAR Hazards

	0	1	2	3	4	5	6	7	8	9	10	11	12
mul p1 * p2 → p3	F	Di	I	RR	X_1	X ₂	X ₃	X ₄	W	С			
jump-not-zero p3	F	Di					Ι	RR	*	W	С		
ld [p3+4] → p5		F	Di				I	RR	X	M_1	M ₂	W	С
st p4 → [p6+8]		F	Di	I	RR	Χ	SQ						С

- What if "p3+4 == p6 + 8"?
 - WAR: need to make sure that load doesn't read store's result
 - Need to get values based on "program order" not "execution order"
- Bad solution: require all stores/loads to execute in-order
- Good solution: add "age" fields to store queue (SQ)
 - Loads read from youngest older matching store
 - Another reason the SQ is a FIFO queue

Memory Forwarding via Store Queue

- Store Queue (SQ)
 - Holds all in-flight stores
 - CAM: searchable by address
 - Age logic: determine youngest matching store older than load
- Store rename/dispatch
 - Allocate entry in SQ
- Store execution
 - Update SQ
 - Address + Data
- Load execution
 - Search SQ identify youngest older matching store
 - Match? Read SQ
 - No Match? Read cache



When Can Loads Execute?

	0	1	2	3	4	5	6	7	8	9	10	11	12
mul p1 * p2 → p3	F	Di	I	RR	X_1	X_2	X ₃	X ₄	W	С			
jump-not-zero p3	F	Di					I	RR	X	W	С		
st p5 → [p3+4]		F	Di				I	RR	X	SQ	С		
ld [p6+8] → p7		F	Di	I?	RR	X	M ₁	M ₂	W			С	

- Can "ld [p6+8] \rightarrow p7" issue in cycle 3
 - Why or why not?

When Can Loads Execute?

	0	1	2	3	4	5	6	7	8	9	10	11	12
mul p1 * p2 → p3	F	Di	I	RR	X_1	X ₂	X ₃	X ₄	W	С			
jump-not-zero p3	F	Di					I	RR	X	W	С		
st p5 → [p3+4]		F	Di				I	RR	X	SQ	С		
ld [p6+8] → p7		F	Di	I?	RR	X	M ₁	M ₂	W			С	

- Aliasing! Does p3+4 == p6+8?
 - If no, load should get value from memory
 - Can it start to execute?
 - If yes, load should get value from store
 - By reading the store queue?
 - But the value isn't put into the store queue until cycle 9
- Key challenge: don't know addresses until execution!
 - One solution: require all loads to wait for all earlier (prior) stores

Conservative Load Scheduling

- Conservative load scheduling:
 - All older stores have executed
 - Some architectures: split store address / store data
 - Only requires knowing addresses (not the store values)
 - Advantage: always safe
 - Disadvantage: performance (limits ILP)

Conservative Load Scheduling

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
ld [p1] → p4	F	Di	Ι	Rr	Χ	M_1	M_2	W	С							
ld [p2] → p5	F	Di	Ι	Rr	X	M_1	Ma	W	С							
add p4, p5 → p6		F	Di			Ι	Rr	X,	W	С						
st p6 → [p3]		F	Di				Ι	Rr	Χ	SQ	С					
ld [p1+4] → p7			F	Di				I	Rr	X	M_1	M_2	W	С		
ld [p2+4] → p8			F	Di				I	Rr	Χ	M_1	M _P	W	С		
add p7, p8 → p9				F	Di						Ι	Rr	X	W	С	
st p9 → [p3+4]				F	Di							I	Rr	Χ	SQ	С

Conservative load scheduling: can't issue ld [p1+4] until cycle 7! Might as well be an in-order machine on this example Can we do better? How?

Optimistic Load Scheduling

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
ld [p1] → p4	F	Di	Ι	Rr	Х	M_1	M_2	W	С							
ld [p2] → p5	F	Di	Ι	Rr	Х	M_1	Ma	W	С							
add p4, p5 → p6		F	Di			Ι	Rr	X	W	С						
st p6 → [p3]		F	Di				Ι	Rr	Χ	SQ	С					
ld [p1+4] → p7			F	Di	Ι	Rr	Χ	M_1	M ₂	W	С					
ld [p2+4] → p8			F	Di	Ι	Rr	Χ	M_1	M ₂	W		С				
add p7, p8 → p9				F	Di			Ι	Rr	X	W	С				
st p9 → [p3+4]				F	Di				Ι	Rr	Χ	SQ	С			


Optimistic load scheduling: can actually benefit from out-of-order! Let's speculate!

Load Speculation

- Speculation requires three things.....
 - 1. When do we speculate?
 - 2. How do we detect a mis-speculation?
 - 3. How do we recover from mis-speculations?
 - Squash offending load and all newer insns
 - Similar to branch mis-prediction recovery

Load Queue

- Detects load ordering violations
- Load execution: Write address into LQ
 - Also note any store forwarded from
- Store execution: Search LQ
 - Younger load with same addr?
 - order violation, squash



Store Queue + Load Queue

- Store Queue: handles forwarding, allows OoO stores
 - Entry per store (allocated @ dispatch, deallocated @ commit)
 - Written by stores (@ execute)
 - Searched by loads (@ execute)
 - Read from SQ to write data cache (@ commit)
- Load Queue: detects ordering violations
 - Entry per load (allocated @ dispatch, deallocated @ commit)
 - Written by loads (@ execute)
 - Searched by stores (@ execute)
- Both together
 - Allows aggressive load scheduling
 - Stores don't constrain load execution

Optimistic Load Scheduling Problem

- Allows loads to issue before older stores
 - Increases ILP
 - + Good: When no conflict, increases performance
 - Bad: Conflict => squash => worse performance than waiting
- Can we have our cake AND eat it too?

Predictive Load Scheduling

- Predict which loads must wait for stores
- Fool me once, shame on you-- fool me twice?
 - Loads default to aggressive
 - Keep table of load PCs that have been caused squashes
 - Schedule these conservatively
 - + Simple predictor
 - Makes "bad" loads wait for **all** older stores
- More complex predictors used in practice
 - Predict which stores loads should wait for
 - "Store Sets" paper

Load/Store Queue Examples

Initial State

(Stores to different addresses)

1. St p1 \rightarrow [p2]

2. St p3 \rightarrow [p4]

3. Ld<mark>(</mark>[p5]**) →** p6

Load Queue

Addr

Bdy

Reg	JFile	Load	Queue	
p1	5	Bdy	Addr	
p2	100			
p2 p3	9			
р4	200	Chaus	0	l
p5	100	Store	Queue	
p5 p6		Bdy	Addr	Val
р7				

Reg	File
p1	5
p2	100
р3	9
p4	200
р5	100
p6	
p 7	
p8	

Load	Queue	
Bdy	Addr	
Store	Queue	1
Bdy	Addr	Val

PΖ	10
р3	9
p4	20
p5	10
p6	
p 7	
p8	

Cache

RegFile

p1

Store	Queue	
Bdy	Addr	Val
Bdy	Addr	Val
Bdy	Addr	Val

	Addr	Val
Cacho	100	13
Cache	200	17

p8

	Addr	Val
Cacho	100	13
Cache	200	17

Addr	Val
100	13
200	17

Good Interleaving

(Shows importance of address check)

- 1. St p1 →
- 2. St p3 →

Reg	JFile	Load Queue		
p1	5	Bdy	Addr	
p2	100			
р3	9			
p4	200			

p4

Store Queue

JO	TOO			
26		Bdy	Addr	Val
o7		1	100	5
28				

	Addr	Val
Cache	100	13
	200	17

1. St p1 \rightarrow [p2] 2. St p3 \rightarrow [p4]

Reg	File_	Load Queue		Load Queue		
p1	5	Bdy	Addr			
p2	100					
р3	9					
p4	200	Chaus	0	l		
p5	100	Store	Queue			
р6		Bdy	Addr	Val		
р7		1	100	5		
p8		2	200	9		

	Addr	Val
Cache	100	13
	200	17

3. Ld [p5] \rightarrow p6

RegFile		Load Queue	
p1	5	Bdy	Addr
p2	100	3	100
p 3	9		
p4	200	Chassa	0
p5	100	Store	Queue
		I	

5

p6

p7

p8

Bdy	Addr	Val
1	100	5
2	200	9

	Addr	Val
Cache	100	13
	200	17

Different Initial State

(All to same address)

1. St p1 → [p2]

2. St p3 \rightarrow [p4]

3. Ld<mark>(</mark>[p5] → p6

Reg	<u>jFile</u>	_	Load Queue			
p1	5		Bdy	Addr		
p2	100					
p2 p3	9					
p4	100		Chaus	0		
p5	100		Store	Queue		
p5 p6			Bdy	Addr	Val	
p7 p8						
8 q						

Addr

100

200

Cache

Val

13

17

Reg	JFile	Load	Que	ue	
p1	5	Bdy	Ad	dr	
p2	100				
p3	9				
p4	100	Chana	0		
p5	100	Store	_		
p6		Bdy	Ad	dr —	Val
p7					
p8					


100

200

Cache

13

17



100

200

Cache

13

17

Good Interleaving #1

(Program Order)

1. St p1 \rightarrow [p2]

RegFile		Load	Queue	
p1	5		Bdy	Addr
p2	100			
n3	9			

100 Store Queue

p4

p5

p6

8q

100					
	Bdy	Addr	Val		
	1	100	5		

	Addr	Val
Cacha	100	13
Cache	200	17

2. St p3 → [p4]

Reg	gFile	Load	Load Queue		
p1	5	Bdy	Bdy Addr		
p2	100				
р3	9				
p4	100	Chana	0		
р5	100	Store Queue			
р6		Bdy	Addr	Val	
р7		1	100	5	
р8		2	100	9	

	Addr	Val
Calaba	100	13
Cache	200	17

3. Ld [p5] → p6

1. St p1 \rightarrow [p2]

2. St p3 \rightarrow (p4)

Reg	_J File	Load	Queue
p1	5	Bdy	Addr
p2	100	3	100
р3	9		
p4	100		^
p5	100	Store	Queue

p6

p7

p8

Bdy	Addr	Val
1	100	5
2	100	9

	Addr	Val
Ca ala a	100	13
Cache	200	17

Good Interleaving #2

(Stores reordered)

1. St p1 → [p2]

2. St p3 \rightarrow [p4]

8. Ld<mark>(</mark>[p5**]) →** p6

2. St p3 → [p4]

RegFile		L	Load	Queue	
o 1	5		Bdy	Addr	
2	100				
o3	9				
o4	100				

p5

p6

p7

p8

Store Queue

100	Store Queue					
	Bdy	Addr	Val			
	1					
	2	100	9			

 Addr
 Val

 100
 13

 200
 17

1. St p1 \rightarrow [p2]

Reg	egFile Load Queue			
p1	5	Bdy	Addr	
p2	100			
р3	9			
p4	100	Chama	0	
p5	100	Store	Queue	- 1
p6		Bdy	Addr	Val
р7		1	100	5
p8		2	100	9
-				

	Addr	Val
Cache	100	13
	200	17

3. Ld [p5] \rightarrow p6

p1 5 Bdy Add	r
p2 100 3 100)
p3 9	
p4 100 CI O	
p5 100 Store Que	ıe

р6

p7

p8

Bdy	Addr	Val
1	100	5
2	100	9

	Addr	Val
Cache	100	13
	200	17

Bad Interleaving #1

(Load reads the cache)

3. Ld [p5] → p6

RegFile		Load	Queue
p1	5	Bdy	Addr
p2	100	3	100
рЗ	9		
p4	100		

Store Queue

p5

p6

p7

p8

13


Bdy	Addr	Val
1		
2		

 Addr
 Val

 100
 13

 200
 17

2. St p3 → [p4]



 Addr
 Val

 100
 13

 200
 17

1. St p1 → [p2]

2. St p3 \rightarrow [p4]

3. Ld<mark>([p5] →</mark> p6

Bad Interleaving #2

(Load gets value from wrong store)

- 1. St p1 \rightarrow [p2]
- 2. St p3 \rightarrow [p4]
- 3. Ld<mark>([p5] →</mark> p6

1. St p1 \rightarrow [p2]

RegFile

100

100

p1

p2

р3

p4

p5

p6

p7

p8

Load Queue				
Bdy	Addr	Bdy of Fwd. Store		

Store Queue

100			
	Bdy	Addr	Val
	1	100	5

	Addr	Val
Cache	100	13
	200	17

3. Ld [p5] → p6

RegFile		Loa	Load Queue		
p1	5	Bdy		Addr	Bdy of Fwd.
p2	100			400	Store
р3	9	3		100	1
p4	100				
p5	100	Store Queue			9
•		Bdy	,	Addr	Val
p6	5				
р7		1		100	5
p8		2			

	Addr	Val
Cache	100	13
	200	17

2. St p3 → [p4]

RegFile		Load Queue		
p1	5	Bdy	Addr	Bdy of Fwd.
p2	100		400	Store
p3	9	3	100	1
•	100			
p4	100	Store Queue		
p 5	100			-

Bdy

p6

p7

p8

Addr

100

100

Val

5


	Addr	Val
Cache	100	13
	200	17

Bad/Good Interleaving

(Load gets value from correct store, but does it work?) 3. Ld([p5]

- 1. St p1 → [p2]
- 2. St p3 \rightarrow (p4

2. St p3 → [p4]



p5

р6

p7

p8

Store Queue

100	50010	Addr		
	Bdy	Addr	Val	
	1			
	2	100	9	

Addr Val 100 13 Cache 200 17

3. Ld [p5] → p6

Reg	JFile	Load	Queue	
p1	5	Bdy	Addr	Bdy of Fwd.
p2	100			Store
р3	9	3	100	2
	100			
p4	100	Store Queue		
р5	100	Julie Queue		<u>, </u>
p6	9	Bdy	Addr	Val
р7		1		
p8		2	100	9

	Addr	Val
Cache	100	13
	200	17

1. St p1 → [p2]

RegFile		Load	Load Queue		
p1	5	Bdy	Addr	Bdy of Fwd.	
p2	100			Store	
n2	9	3	100	2	
p3	9				
p4	100				
' _	100	Store Queue		9	
p5	100				

Bdy

9

p6

p7

p8

Addr

100

100

Val

5

9

	Addr	Val
Cache	100	13
	200	17

Out-of-Order Everywhere


OoO Everywhere

- iPhone 7
 - Apple A10 processor
 - details very closely guarded
 - definitely OoO
 - some things known about Cyclone (Apple A7 chip)
 - issue 6 insns per cycle
 - 192-entry ROB
 - 4 integer ALUs
 - 2 Load/Store units
 - 14-19 cycle branch misprediction penalty
 - https://www.anandtech.com/show/7910/apples-cyclone-microarchitecture-detailed

OoO everywhere for a while now

- Qualcomm Krait 400 processor
 - based on ARM Cortex A15 processor
 - out-of-order 2.5GHz quad-core
 - 3-wide fetch/decode
 - 4-wide issue
 - 11-stage integer pipeline
 - 28nm process technology
 - 4/4KB DM L1\$, 16/16KB 4-way SA L2\$, 2MB 8-way SA L3\$

Summary: Scheduling



- Code scheduling
 - To reduce pipeline stalls
 - To increase ILP (insn-level parallelism)
- Static scheduling by the compiler
 - Approach & limitations
- Dynamic scheduling in hardware
 - Register renaming
 - Instruction selection
 - Handling memory operations
- Up next: multicore