
#### **Computer Architecture**

Lec 9: Superscalar VS. VLIW

# Part I: Superscalar

# "Scalar" Pipeline & the Flynn Bottleneck



- So far we have looked at scalar pipelines
  - One instruction per stage
    - With control speculation, bypassing, etc.
  - Performance limit (aka "Flynn Bottleneck") is CPI = IPC = 1
  - Limit is not achievable (due to hazards)
  - Diminishing returns from "super-pipelining" (hazards + overhead)

### An Opportunity...

But consider:

```
ADD r1, r2 -> r3
ADD r4, r5 -> r6
```

- Why not execute them at the same time? (We can!)
- What about:

- In this case, *dependences* prevent parallel execution
- What about three (or more!) instructions at a time?

### What Checking Is Required?

For two instructions: 2 checks

```
ADD src1_1, src2_1 \rightarrow dest_1
ADD src1_2, src2_2 \rightarrow dest_2 (2 checks)
```

For three instructions: 6 checks

```
ADD src1_1, src2_1 \rightarrow dest_1

ADD src1_2, src2_2 \rightarrow dest_2 (2 checks)

ADD src1_3, src2_3 \rightarrow dest_3 (4 checks)
```

For four instructions: 12 checks

```
ADD srcl_1, src2_1 \rightarrow dest_1

ADD srcl_2, src2_2 \rightarrow dest_2 (2 checks)

ADD srcl_3, src2_3 \rightarrow dest_3 (4 checks)

ADD srcl_4, src2_4 \rightarrow dest_4 (6 checks)
```

Plus checking for load-to-use stalls from prior n loads

### What Checking Is Required?

For two instructions: 2 checks

```
ADD src1_1, src2_1 \rightarrow dest_1
ADD src1_2 src2_2 \rightarrow dest_2 (2 checks)
```

For three instructions: 6 checks

```
ADD src1_1, src2_1 \rightarrow dest_1

ADD src1_2 src2_2 \rightarrow dest_2 (2 checks)

ADD src1_3, src2_3 \rightarrow dest_3 (4 checks)
```

For four instructions: 12 checks

```
ADD src1_1, src2_1 \rightarrow dest_1

ADD src1_2, src2_2 \rightarrow dest_2 (2 checks)


ADD src1_3, src2_3 \rightarrow dest_3 (4 checks)

ADD src1_4, src2_4 \rightarrow dest_4 (6 checks)
```

Plus checking for load-to-use stalls from prior n loads

# How do we build such "superscalar" hardware?

### Multiple-Issue or "Superscalar" Pipeline



- Overcome this limit using multiple issue
  - Also called superscalar
  - Two instructions per stage at once, or three, or four, or eight...
  - "Instruction-Level Parallelism (ILP)" [Fisher, IEEE TC'81]
- Today, typically "4-ish-wide" (Intel Broadwell, AMD Ryzen)
  - Broadwell issues up to 8 in the right circumstances, Ryzen up to 6
  - ARM cores usually issue less

#### How Much ILP is There?

- The compiler tries to "schedule" code to avoid stalls
  - Even for scalar machines (to fill load-use delay slot)
  - Even harder to schedule multiple-issue (superscalar)
- How much ILP is common?
  - Greatly depends on the application
    - Consider memory copy
    - Unroll loop, lots of independent operations
  - Other programs, less so
- Even given unbounded ILP, superscalar has implementation limits
  - IPC (or CPI) vs clock frequency trade-off
  - Given these challenges, what is reasonable today?
    - ~4 instruction per cycle maximum

### Superscalar Pipeline Diagrams - Ideal

#### scalar

```
lw 0(r1) → r2
lw 4(r1) → r3
lw 8(r1) → r4
add r14,r15 → r6
add r12,r13 → r7
add r17,r16 → r8
lw 0(r18) → r9
```

```
5
             6
                    8
                          10
                              11 12
D
   X
      Μ
          W
F
      X
          Μ
             W
      D
          X
             Μ
                W
             X
                Μ
                    W
                X
                    Μ
                       W
                    X
                       Μ
                          W
                       X
                           Μ
                              W
```

#### 2-way superscalar

```
lw 0(r1) → r2
lw 4(r1) → r3
lw 8(r1) → r4
add r14,r15 → r6
add r12,r13 → r7
add r17,r16 → r8
lw 0(r18) → r9
```

```
5
                     10 11 12
         6
   4
   Μ
      W
   М
X
      W
   X
      Μ
         W
   X
      Μ
         W
   D
      X
         Μ
            W
   D
      X
         Μ
            W
         X
            Μ
      D
               W
```

### Superscalar Pipeline Diagrams - Realistic

#### scalar

```
lw 0(r1) → r2
lw 4(r1) → r3
lw 8(r1) → r4
add r4,r5→ r6
add r2,r3→ r7
add r7,r6→ r8
lw 4(r8) → r9
```

```
5
             6
                    8
                          10
                             11 12
D
   X
      Μ
         W
F
      X
          Μ
             W
          X
             Μ
                W
            d*
                X
                   Μ
                       W
             d*
                   X
                       Μ
                          W
                       X
                          Μ
                              W
                       D
                           X
                              Μ
                                W
```

#### 2-way superscalar

```
lw 0(r1) → r2
lw 4(r1) → r3
lw 8(r1) → r4
add r4,r5→ r6
add r2,r3→ r7
add r7,r6→ r8
lw 4(r8) → r9
```

```
4 5
                     10 11 12
         6
   Μ
      W
   Μ
X
      W
   X
      Μ
         W
  d* d*
         X
            Μ
               W
  D
     d*
         X
            Μ
               W
  d*
     d*
            X
               Μ
                  W
     d*
         D
            d*
               X
                  Μ
                     W
```

# Superscalar Implementation Challenges

### Superscalar Challenges - Front End

#### Superscalar instruction fetch

- Modest: fetch multiple instructions per cycle
- Aggressive: buffer instructions and/or predict multiple branches

#### Superscalar instruction decode

Replicate decoders

#### Superscalar instruction issue

- Determine when instructions can proceed in parallel
- More complex stall logic order N<sup>2</sup> for N-wide machine
- Not all combinations of types of instructions possible


#### Superscalar register read

- Port for each register read (4-wide superscalar → 8 read "ports")
- Each port needs its own set of address and data wires

### Challenges of Superscalar Fetch

- What is involved in fetching multiple instructions per cycle?
- In same cache block? no problem
  - 64-byte cache block is 16 instructions (~4 bytes per instruction)
  - Favors larger block size (independent of hit rate)
- What if next instruction is last instruction in a block?
  - Fetch only one instruction that cycle
  - Or, some processors may allow fetching from 2 consecutive blocks
- What about taken branches?
  - How many instructions can be fetched on average?
  - Average number of instructions per taken branch?
    - Assume: 20% branches, 50% taken  $\rightarrow \sim 10$  instructions
- Consider a 5-instruction loop with an 4-issue processor
  - Without smarter fetch, ILP is limited to 2.5 (not 4, which is bad)

#### Increasing Superscalar Fetch Rate



- Option #1: over-fetch and buffer
  - Add a queue between fetch and decode (18 entries in Intel Core2)
  - Compensates for cycles that fetch less than maximum instructions
  - "decouples" the "front end" (fetch) from the "back end" (execute)
- Option #2: "loop stream detector" (Core 2, Core i7)
  - Put entire loop body into a small cache
    - Core2: 18 macro-ops, up to four taken branches
    - Core i7: 28 micro-ops (avoids re-decoding macro-ops!)
  - Any branch mis-prediction requires normal re-fetch
- Other options: next-next-block prediction, "trace cache"

#### Superscalar Challenges - Back End

#### Superscalar instruction execution

- Replicate arithmetic units (but not all, for example, integer divider)
- Perhaps multiple cache ports (slower access, higher energy)
  - Only for 4-wide or larger (why? only ~35% are load/store insn)

#### Superscalar bypass paths

- More possible sources for data values
- Order (N<sup>2</sup> \* P) for N-wide machine with execute pipeline depth P


#### Superscalar instruction register writeback


- One write port per instruction that writes a register
- Example, 4-wide superscalar → 4 write ports

#### Fundamental challenge:

- Amount of ILP (instruction-level parallelism) in the program
- Compiler must schedule code and extract parallelism

#### Superscalar Bypass






#### N<sup>2</sup> bypass network

- N+1 input muxes at each ALU input
- N<sup>2</sup> point-to-point connections
- Routing lengthens wires
- Heavy capacitive load
- And this is just one bypass stage (MX)!
  - There is also WX bypassing
  - Even more for deeper pipelines
- One of the big problems of superscalar
  - Why? On the critical path of single-cycle "bypass & execute" loop

### Mitigating N<sup>2</sup> Bypass & Register File




- **Clustering**: mitigates N<sup>2</sup> bypass
  - Group ALUs into K clusters
  - Full bypassing within a cluster
  - Limited bypassing between clusters
    - With 1 or 2 cycle delay
    - Can hurt IPC, but faster clock
  - (N/K) + 1 inputs at each mux
  - (N/K)<sup>2</sup> bypass paths in each cluster
- Steering: key to performance
  - Steer dependent insns to same cluster
- Cluster register file, too
  - Replicate a register file per cluster
  - All register writes update all replicas
  - Fewer read ports; only for cluster

### Mitigating N<sup>2</sup> RegFile with Clustering

cluster 0


cluster 1



- Clustering: split N-wide execution pipeline into K clusters
  - With centralized register file, 2N read ports and N write ports
- Clustered register file: extend clustering to register file
  - Replicate the register file (one replica per cluster)
  - Register file supplies register operands to just its cluster
  - All register writes go to all register files (keep them in sync)
  - Advantage: fewer read ports per register!
    - K register files, each with 2N/K read ports and N write ports


#### Part II: VLIW

### VLIW: Very Long Instruction Word



- Multiple operations packed into one instruction
- Each operation slot is for a fixed function
- Constant operation latencies are specified
- Architecture requires guarantee of:
  - Parallelism within an instruction => no cross-operation RAW check
  - No data use before data ready => no data interlocks

# **VLIW Example**



#### **VLIW Example**

#### Instruction format

#### Program order and execution order


ALU1	ALU2	MEM1	control
ALU1	ALU2	MEM1	control
ALU1	ALU2	MEM1	control

- Instructions in a VLIW are independent
- •Latencies are fixed in the architecture spec.
- Hardware does not check anything
- Software has to schedule so that all works

### **VLIW Compiler Responsibilities**

- Schedules to maximize parallel execution
- Guarantees intra-instruction parallelism
- Schedules to avoid data hazards (no interlocks)
  - Typically separates operations with explicit NOPs

#### **Loop Execution**



How many FP ops/cycle?

1 fadd / 8 cycles = 0.125

### **Loop Unrolling**

```
for (i=0; i<N; i++)
B[i] = A[i] + C;
```


Unroll inner loop to perform 4 iterations at once

```
for (i=0; i<N; i+=4)
{
    B[i] = A[i] + C;
    B[i+1] = A[i+1] + C;
    B[i+2] = A[i+2] + C;
    B[i+3] = A[i+3] + C;
}
```


Need to handle values of N that are not multiples of unrolling factor with final cleanup loop

### Scheduling Loop Unrolled Code

Unroll 4 ways




loop: Schedule




How many FLOPS/cycle?


4 fadds / 11 cycles = 0.36

### Software Pipelining



### Software Pipelining vs. Loop Unrolling






Software pipelining pays startup/wind-down costs only once per loop, not once per iteration


### Rotating Register Files

Problems: Scheduled loops require lots of registers, Lots of duplicated code in prolog, epilog




Solution: Allocate new set of registers for each loop iteration

Rotating Register File




Rotating Register Base (RRB) register points to base of current register set. Value added on to logical register specifier to give physical register number. Usually, split into rotating and nonrotating registers.




ld r1, ()			dec RRB
ld r1, ()	add r3, r2, #1		dec RRB
ld r1, ()	add r3, r2, #1	st r4, ()	bloop 🗸
	add r2, r1, #1	st r4, ()	dec RRB
		st r4, ()	dec RRB

Loop closing
branch
decrements RRB

### Rotating Register File




### What if there are no loops?




- Branches limit basic block size in control-flow intensive irregular code
- Difficult to find ILP in individual basic blocks

### Trace Scheduling

- Goal:
  - Create a large continuous piece or code
  - Schedule to the max: exploit parallelism
- Fact of life:
  - Basic blocks are small
  - Scheduling across BBs is difficult
- But:
  - while many control flow paths exist
  - There are few "hot" ones
- Trace Scheduling
  - Static control speculation
  - Assume specific path
  - Schedule accordingly
  - Introduce check and repair code where necessary




### Scheduling Loop Unrolled Code



Expand the scope/flexibility of code motion

# Trace Scheduling: Example #2



### Trace Scheduling Example

```
test = a[i] + 20; ←
                            assume delay
If (test > 0) then
   sum = sum + 10
else
                         Straight code
   sum = sum + c[i]
c[x] = c[y] + 10
test = a[i] + 20
                                      repair:
sum = sum + 10
                                              sum = sum - 10
c[x] = c[y] + 10
                                              sum = sum + c[i]
if (test <= 0) then goto repair
```

#### Problems with Classic VLIW


- Object-code compatibility
  - have to recompile all code for every machine, even for two machines in same generation
- Object code size
  - instruction padding wastes instruction memory/cache
  - loop unrolling/software pipelining replicates code
- Scheduling variable latency memory operations
  - caches and/or memory bank conflicts impose statically unpredictable variability
- Knowing branch probabilities
  - Profiling requires an significant extra step in build process
- Scheduling for statically unpredictable branches
  - optimal schedule varies with branch path

# **VLIW Example**

#### **Intel EPIC IA-64**


- EPIC is the style of architecture (cf. CISC, RISC)
  - Explicitly Parallel Instruction Computing
- IA-64 is Intel's chosen ISA (cf. x86, MIPS)
  - IA-64 = Intel Architecture 64-bit
  - An object-code compatible VLIW
- Itanium (aka Merced) is first implementation (cf. 8086)
  - First customer shipment expected 1997 (actually 2001)
  - McKinley, second implementation shipped in 2002
  - Recent version, Tukwila 2008, quad-cores, 65nm

#### Quad Core Itanium "Tukwila" [Intel 2008]




- 4 cores
- 6MB \$/core, 24MB \$ total
- ~2.0 GHz
- 698mm² in 65nm CMOS!!!!!
- 170W
- Over 2 billion transistors

#### **IA-64 Instruction Format**



128-bit instruction bundle


- Template bits describe grouping of these instructions with others in adjacent bundles
- Each group contains instructions that can execute in parallel



### IA-64 Registers

- 128 General Purpose 64-bit Integer Registers
- 128 General Purpose 64/80-bit Floating Point Registers
- 64 1-bit Predicate Registers
- GPRs rotate to reduce code size for software pipelined loops

# Fully Bypassed Datapath



Where does predication fit in?

#### Superscalar VS. VLIW

#### Superscalar:

- Relies on dynamic scheduling and out-of-order execution to exploit instruction-level parallelism.
- Has complex hardware and scheduling logic.
- Can handle dynamic and unpredictable instruction streams.
- Provides flexibility but requires more hardware resources.

#### VLIW:

- Packs multiple instructions into a single long instruction word at compile-time.
- Executes the packed instructions simultaneously in hardware.
- Relies on static scheduling by the compiler to exploit instructionlevel parallelism.
- Has simpler hardware but relies heavily on compiler optimizations.
- Suitable for static and predictable instruction streams.