

What are the differences among sequential access, direct access & random access?

Sequential Access

Memory is organized into units of data called records. Access must be made in a specific linear sequence.

Direct Access

Individual blocks & records have a unique address based on physical location. Access is accomplished by direct access to reach a general vicinity plus sequential searching, counting or waiting to reach the final location. Again, access time is variable.

Random Access

Each addressable location in memory has a unique, physically wired-in addressing mechanism. The time to access a given location is independent of the sequence of prior accesses & is constant.

What are the differences among direct & associative mapping?

Direct Mapping

Each block from main memory has only one possible place in the cache organization in this technique.

$\frac{a}{b} = \text{module } m$

where $a = \text{main memory block number}$

$\frac{b}{c} = \text{cache block number}$

$m = \text{number of blocks in the cache}$

Associative Mapping

Here the mapping of the main memory block can be done with any of the cache block. The memory address has only 2 fields here a and b . This technique is called as fully associative cache mapping.

Q3. Explain the methods of accessing the units of data in memory system?

→ Memory access methods

Sequential Access

Random Access

Direct Access

Associative Access

Sequential Access :-

In this method, the memory is accessed in a specific linear sequential manner, like accessing like a in a single linked list. The access time depends on the location of the data.

Random Access :-

In this method, any location of the memory can be accessed randomly like accessing in Array. Physical locations are independent in access methods.

Direct Access :-

In this method, individual blocks/ records have a unique address based on physical location. The access time depends on both the memory organization & characteristics of storage technology. The access is semi-random or direct.

Associative Access :-

In this memory, a record is accessed rather than its address. This access method is a special type of random access method. Application of this associative memory access is cache memory.

(3)

For a direct-mapped cache, a main memory address is viewed as consisting of three fields. Let's define the three fields.

→ Three fields of direct-mapped cache & $\frac{f}{f} = i \bmod m$



Consider a direct mapped cache of size 32KB × Block size 32 bytes. The CPU generates 32-bit addresses. The number of bits needed for cache indexing & the number of tag bits are:

$$\rightarrow \text{Size of cache} \approx 32\text{KB} \approx 32000 \text{ bytes} \approx 2^{S+W} = 2^{15} \text{ bytes}$$

$$\text{Block size} \approx \text{line size} \approx 2^W = 32 \text{ bytes} \approx 2^5 \text{ bytes}$$

$$\text{Total address length} = [S+W] = 32 \text{ bits}$$

$$\text{Also, Total no. of blocks} = \frac{\text{Cache size}}{\text{Block size}} = \frac{2^{15}}{2^5} = 2^{10}$$

Tag Bits

$$\text{Total address bits} = 32 \text{ bits}$$

$$\text{Index bits} = 10 \text{ bits}$$

$$\text{Block offset bits} = \log_2(\text{Block size}) = \log_2(32) = 5 \text{ bits}$$

$$\begin{aligned} \text{Tag bits} &= (\text{Total address bits}) - (\text{Index bits}) - (\text{Block offset bits}) \\ &\approx (32 - 10 - 5) \text{ bits} \\ &= \boxed{17 \text{ bits}} \end{aligned}$$

Index bits

$$\text{Index bits} = \log_2(\text{No. of blocks})$$

$$\approx \log_2(2^{10}) = \boxed{10 \text{ bits}}$$

Q6

Consider a machine with a byte addressable main memory of 2^{16} bytes & block size of 8 bytes. Assume that an direct mapped cache consisting of 8 lines is used with this main.

(a) If the 16-bit memory address is divided into tag, line number & byte number?

→ The 16-bit memory address is divided into 8

- Tag & 6 bits (bits 10-15)
- Line numbers 5 bits (bits 5-9)
- Byte numbers 3 bits (bits 0-2)

(b) In what line would bytes with each of the following addresses be stored?

→ 0001 0001 0001 1011

* Stored in line 11 (binary 01011)

1100 0011 0011 0100

* Stored in line 4 (binary 00100)

1101 0000 0001 1101

* Stored in line 13 (binary 01101)

1010 1010 1010 1010

* Stored in line 10 (binary 01010)

(c) Suppose the byte with address 0001 1010 0001 1010 is stored in the cache. What are the addresses of the other bytes stored along with it?

→ 0001 1010 0001 1011

0001 1010 0001 1100

0001 1010 0001 1101

0001 1010 0001 1110

0001 1010 0001 1111

0001 1010 0010 0000

0001 1010 0010 0001

(d) How many total bytes of memory can be stored in the cache?
→ The cache has 32 lines, & each line can store a block of 8 bytes. Therefore the total number of bytes that can be stored in the cache is $32 \times 8 = 256$ bytes.

(e) Why is the tag also stored in the cache?


→ To check if the requested memory address is present in the cache or not.

What is the difference between DRAM & SRAM in terms of applications?

→ SRAM is used in specialized applications such as cache memory of computer systems. On the other hand, DRAM is used as the main memory in most personal computers.

Explain different types of ROMs.

→ ROM (Read-Only-Memory)



How is the Syndrome for the Hamming code interpreted?

→ If the syndrome contains all 0s, no error has been detected. If the syndrome contains one & only one bit set to 1, then an error has occurred in one of the 4-check bits, & no correction is necessary.

Explain semi-conductor main-memory organizations

→ In a semi-conductor memory chip, each bit of binary data is stored in a tiny circuit called a memory cell consisting of one to several transistors. The memory cells are laid out in rectangular arrays on the surface of the chips.

Q110 If there are m input lines, n output lines for a decoder that used to uniquely address a byte addressable 1KB RAM, then minimum value of $m+n$ is ____.

→ We need 2^8 outputs to map 1KB RAM.

For this we need 10×2^{10} decoder.

$$\text{Here } m = 10 \times n = 2^{10}$$

$$\therefore m+n \approx 10+2^{10} = \boxed{1034}$$

Q120 Suppose an 8-bit data word stored in memory is 11000010. Using Hamming algorithm, determine what check bits would be stored in memory with the data word. Show how you got your answer.

→ Data bits = 1 1 0 0 0 0 1 0

Bit index = 8 7 6 5 4 3 2 1

Check bit 1:

Data bits = 11000010

Parity = 100010 (Even)

Check bit 2:

Check bit 28:

Data bits = 11000010

Parity = 1100 (Even)

Check bit 8:

Check bit 48:

Data bits = 11000010

Parity = 10010 (Even)

Check bit 1:

No Hamming code for 11000010 is

Data bits = 11000010

Check bits = 01

Hamming code = 110011011

For the 6-bit word 0011001, the check bits stored with it would be 0110. Suppose when the word is read from memory, the check bits are calculated to be 1101. What is the data record that was read from memory?

→ Given 8-bit word 00111001.

Ennäsiedit on $\sqrt{8}=0$, $\sqrt{4}=2$, $\sqrt{6} \approx 2.45$, $\sqrt{5} \approx 2.24$, $\sqrt{4} \approx 2$, $\sqrt{3} \approx 1.73$, $\sqrt{2} \approx 1.41$, $\sqrt{1} = 1$

Parity is calculated as 01111 000, P8P4P2P1.

$$P_1=1, P_2=1, P_4=1, P_8=0$$

check BIF at other end PS 1101.

C1=1, C2=D, C4=1, C6=1


$$\text{XOR } (1101, 0111) = 1010$$

I^{ts} decimal conversion is 10. So 10th bit is changed.

Hence 10th bit is 0, so we flip it & got 00011001.

Define the seven RAID levels

三



- * RAID 0 (striping) * RAID - DP
 - * RAID 1 (mirroring) * Linux MD RAID-1
 - * RAID 2 (Hamming) * RAID - Z
 - * RAID 3 (Bit-level) * Drive Extender
 - * RAID 4 (Block-level) * Declustered RAID
 - * RAID 5 (striping with parity)
 - * RAID 6 (striping with double parity)
 - * RAID 10 (mirroring with striping)

Nerled / Hybōn
RHD denels

- * RAID 01 (striping & mirroring)
 - * RAID 03 (byte-level striping)
 - * RAID 10 (nick mirroring)
 - * RAID 50 (distributed parity)
 - * RAID 60 (dual parity)
 - * RAID 100 (a stripe of RAID 10s)

Q15. RAID configuration of disk are used to provide
→ ~~Latent tolerance~~

- (a) High speed
- (b) High data density
- (c) None of above

Q16. What are the major functions of an I/O module?

- The major functions include:
- * Processor communication
 - * Device communication
 - * Control & timing
 - * Data Buffering
 - * Error Detection

Q17. first three broad classification of external / peripheral devices?

- Three classification of peripheral device are:
- * Human Readable
 - * Machine Readable
 - * Communication

Q18. Suppose that the 8255A is configured as follows: port A as input, port B as output & all the bits of port C as outputs. Show the bits of the control register to define this configuration.

→ The 8255A is a programmable peripheral interface chip that consists of three parts: port A, port B & port C.

In order to configure the chip as mentioned, port A as input, port B as output & all bits of port C as outputs, the control register bits should be set as follows:

Control Register Bit Configuration

Bit 7: Mode Set bit group selection

Bit 6: Porte upper/lower group selection

Bit 5: Port C mode selection

Bit 4: Port B mode selection

Bit 3: Port A mode selection

Bit 2 & Port C bit 3

Bit 1: Porte bit 2

Bit 0: Porte bit 1

To configure the 8255A as described, the control register bits should be set as follows:

Bit 7: 0 (mode 0)

Bit 6: 0 (lower group selection)

Bit 5: 1 (mode 1 for port C)

Bit 4: 1 (mode 1 for port B)

Bit 3: 1 (mode 1 for port A)

Bit 2: 1 (output for port C bit 3)

Bit 1: 1 (output for porte bit 2)

Bit 0: 1 (output for porte bit 1)

The 8255 programmable peripheral interface is used as described below:

(i) An A/D converter is interface to a microprocessor through an 8285.

(ii) Two computers exchange data using a pair of 8255s.