


## II Bre Lab

### Objective 1

a)

$A_3$	$A_2$	$A_1$	$A_0$	$B_3$	$B_2$	$B_1$	$B_0$	$A = B$
0	0	0	0	0	0	0	0	1
0	0	0	1	0	0	0	1	1
0	0	1	0	0	0	1	0	1
0	0	1	1	0	0	1	1	1
0	1	0	0	0	1	0	0	1
0	1	0	1	0	1	0	1	1
0	1	1	0	0	1	1	0	1
0	1	1	1	0	1	1	1	1
1	0	0	0	1	0	0	0	1
1	0	0	1	1	0	0	1	1
1	0	1	0	1	0	1	0	1
1	0	1	1	1	0	1	1	1
1	1	0	0	1	1	0	0	1
1	1	0	1	1	1	0	1	1
1	1	1	0	1	1	1	0	1
1	1	1	1	1	1	1	1	1

b) 
$$F = (A_3 \oplus B_3)(A_2 \oplus B_2)(A_1 \oplus B_1)(A_0 \oplus B_0)$$



d) module 4bit-comparator (

input A<sub>3</sub>;  
input A<sub>2</sub>;  
input A<sub>1</sub>;  
input A<sub>0</sub>;  
~~input~~ output B<sub>3</sub>;  
input B<sub>2</sub>;  
input B<sub>1</sub>;  
input B<sub>0</sub>;  
output F  
);

assign F = (A<sub>3</sub> ~ ^ B<sub>3</sub>) & (A<sub>2</sub> ~ ^ B<sub>2</sub>) & (A<sub>1</sub> ~ ^ B<sub>1</sub>) & (A<sub>0</sub> ~ ^ B<sub>0</sub>);


end module.

## Objective 2

a)


S	I <sub>1</sub>	I <sub>0</sub>	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

b)



$$Y = S'I_0 + SI_1$$

c)



d) module mod(  
 input S, I<sub>0</sub>, I<sub>1</sub>;  
 output Y  
 );

~~wire w~~  
 assign Y = ((~S & I<sub>0</sub>) || (S & I<sub>1</sub>));  
 end module

Objective 3

a)

D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	x	y	v
0	0	0	0	x	x	0
1	x	x	x	1	1	1
0	1	x	x	1	0	1
0	0	1	x	0	1	1
0	0	0	1	0	0	1

$D_3$	$D_2$	$D_1$	$D_0$	$x$	$y$	$v$
0	0	0	0	x	x	0
0	0	0	1	0	0	1
0	0	1	0	0	1	1
0	0	1	1	0	1	1
0	1	0	0	1	0	1
0	1	0	1	1	0	1
0	1	1	0	1	0	1
0	1	1	1	1	0	1
1	0	0	0	1	1	1
1	0	0	1	1	1	1
1	0	1	0	1	1	1
1	0	1	1	1	1	1
1	1	0	0	1	1	1
1	1	0	1	1	1	1
1	1	1	0	1	1	1
1	1	1	1	1	1	1

b) For  $x$

$D_3 D_2$ \ $D_1 D_0$	00	01	11	10
00				
01	1	1	1	1
11	1	1	1	1
10	1	1	1	1

$D_2$  (points to the middle two rows)  
 $D_3$  (points to the bottom row)

$$x = D_2 + D_3$$

$D_3 D_2$ \ $D_1 D_0$	00	01	11	10
00			1	1
01		1		
11	1	1	1	1
10	1	1	1	1

$D_2' D_1$  (points to the top-right cell)

$$y = D_3 + D_2' + D_1$$

For


$D_3 D_2$ \ $D_1 D_0$	00	01	11	10
00		1	1	1
01	1	1	1	1
11	1	1	1	1
10	1	1	1	1

$D_0$   $D_1$

$D_2$   $D_3$

$$v = D_0 + D_1 + D_2 + D_3$$

c)



d) module pri-enc(  
 input  $D_3, D_2, D_1, D_0$ ,  
 output  $x, y, v$   
 );  
 assign  $v = D_3 | D_2 | D_1 | D_0$ ;  
 assign  $x = D_3 | (D_1 \& (\sim D_2))$ ;  
 assign  $y = D_2 | D_3$ ;  
 end module.



# Objective 4

a)


A	B	C	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

b)

$$\text{Sum} = \Sigma (1, 2, 4, 7)$$

$$\text{Carry} = \Sigma (3, 5, 6, 7)$$

c)



```

d) module lab6Q4;
    input A, B, C;
    output Sum, Carry, D0, D1, D2, D3, D4, D5, D6, D7;
    );

    assign D0 = ~A & ~B & ~C;
    assign D1 = ~A & ~B & C;
    assign D2 = ~A & B & ~C;
    assign D3 = ~A & B & C;
    assign D4 = A & ~B & ~C;
    assign D5 = A & ~B & C;
    assign D6 = A & B & ~C;
    assign D7 = A & B & C;
    assign Sum = ~A & ~B & C || ~A & B & ~C || A & ~B & ~C ||
        A & B & C;
    assign Carry = B & C || A & C || A & B;
end module.

```

### III LAB

Component Required:

Objective 1

S.No	Item	Specification	Quantity
1	XOR gate	IC-7486	1
2	NOT gate	IC-7404	1
3	AND gate	IC-7408	1
4	Connecting Wire	23 SWG	As per required

## Objective 2

S.No	Item	Specification	Quantity
1	NOT gate	IC-7404	1
2	AND gate	IC-7408	1
3	OR gate	IC-7432	1
4	Connecting Wire	23SWG	As per required.

## Objective 3

S.No	Item	Specification	Quantity
1	NOT gate	IC-7404	1
2	AND gate	IC-7408	1
3	OR gate	IC-7432	1
4	Connecting Wire	23SWG	As per required.

## Objective 4.

S.No	Item	Specification	Quantity
1	3 to 8 Decoder	IC 74139	1
2	OR gate	IC-7432	1
3	Connecting Wire	23SWG	As per required



Observation:

Objective 1

$A_3$	$A_2$	$A_1$	$A_0$	$B_3$	$B_2$	$B_1$	$B_0$	$A=B$
0	0	0	0	0	0	0	0	1
0	0	0	1	0	0	0	1	1
0	0	1	0	0	0	1	0	1
0	0	1	1	0	0	1	1	1
0	1	0	0	0	1	0	0	1
0	1	0	1	0	1	0	1	1
0	1	1	0	0	1	1	0	1
0	1	1	1	0	1	1	1	1
1	0	0	0	1	0	0	0	1
1	0	0	1	1	0	0	1	1
1	0	1	0	1	0	1	0	1
1	0	1	1	1	0	1	1	1
1	1	0	0	1	1	0	0	1
1	1	0	1	1	1	0	1	1
1	1	1	0	1	1	1	0	1
1	1	1	1	1	1	1	1	1

Objective 2

$S$	$I_1$	$I_0$	$Y$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

### Objective 3

$D_3$	$D_2$	$D_1$	$D_0$	$x$	$y$	$v$
0	0	0	0	x	x	0
0	0	0	-	0	0	-
0	0	-	0	0	-	-
0	0	-	-	0	-	-
0	-	0	0	-	0	-
0	-	-	0	-	0	-
0	-	-	-	-	0	-
0	-	-	0	-	0	-
-	0	0	0	-	-	-
-	0	0	-	-	-	-
-	0	-	0	-	-	-
-	-	0	-	-	-	-
-	-	0	0	-	-	-
-	-	-	0	-	-	-
-	-	-	-	-	-	-

### Objective 4

A	B	C	Sum	Carry
0	0	0	0	0
0	0	-	-	0
0	-	0	-	0
0	-	-	0	-
-	0	0	-	0
-	0	-	0	-
-	-	0	-	-
-	-	-	-	-

## Conclusion:

Objective 1: It can be concluded that to design a combinational circuit for a 4 bit magnitude comparator 4 XNOR and 3 AND gates are required

Objective 2: It can be concluded that to design a combinational circuit for 2x1 Multiplexer 2 AND and 1 OR gates are required and circuit leads to the function

$$Y = S'I_0 + SI_1$$

Objective 3: It can be concluded that to design a combinational circuit for 4 bit priority encoder 3 OR, 1 AND, 1 NOT gates are required and circuit leads to the function.

$$X = D_2 + D_3$$

$$Y = D_3 + D_1 D_2'$$

$$V = D_0 + D_1 + D_2 + D_3$$

Objective 4: It can be concluded that to implement a full adder using 3-to-8 line decoder and external OR gates a decoder and 2 or gates are required and circuit leads to the function.

$$\text{Sum} = \Sigma (1, 2, 4, 7)$$

$$\text{Carry} = \Sigma (3, 5, 6, 7)$$

# IV POST LAB

$$1. A > B: A_3 B_3' + (A_3 \oplus B_3) A_2 B_2' + (A_3 \oplus B_3) (A_2 \oplus B_2) A_1 B_1' + (A_3 \oplus B_3) (A_2 \oplus B_2) (A_1 \oplus B_1) A_0 B_0'$$

$$A = B: (A_3 \oplus B_3) (A_2 \oplus B_2) (A_1 \oplus B_1) (A_0 \oplus B_0)$$

$$A < B: A_3' B_3 + (A_3 \oplus B_3) A_2' B_2 + (A_3 \oplus B_3) (A_2 \oplus B_2) A_1' B_1 + (A_3 \oplus B_3) (A_2 \oplus B_2) (A_1 \oplus B_1) A_0' B_0$$

2. Multiplexer is known as data selector because it selects which data input is to be sent.

3

x	y	z	c	s	c	s
0	0	0	0	0	} 0	} 2
0	0	1	0	1		
0	1	0	0	0	} 2	} 2
0	1	1	1	0		
1	0	0	0	0	} 2	} 2
1	0	1	1	0		
1	1	0	1	1	} 1	} 2
1	1	1	1	1		

