Name: DEBRAJ MANDAL

Read No: 2141013068

Section: CSE

SL. No : 30

COA Assignment 2

PI List and briefly define two approaches to dealing with multiple interrupt.

Sola

The two approaches can be taken to dealing with multiple interrupt.

· Disabled interrupt (Sequential interrupts processing)
i) Processor will ignore further interrupts while
processing one interrupt.

ii) Interrupto remain pending and are checked after first interrupt has been processed

iii) Interrupts hondled in sequence as they occur.

· Define prioritles (Nested interrupts processing)

i) Low priority interrupts can be interrupted by high priority interrupts

ii) When higher priority has been processed, processor return the previous interrupt.

List and briefly define the OPI protocol layers. Q 2

QPI is defined as a four-layer protocol architecture which has the following layers: Salm

1. Physical: Consists of the actual whree carrying the signals, as well as chrowity and logic to suffort necessary features regulated in the transmission and receipt of the 1s and 0s.

- · Link: Responsible for reliable transmission and flow control. The Link layer's unit cef transfer is an 80-bilflip. · Routing: Brovides the framework for directing packets through the fabric.
 - Protocol: The high-level sel of rules for exchanging packets of data between devices. A packet is comparised cef on integral number cef Flits.
- Consider a hypothetical 32-bit microprocessor having 32-bit instruction composed of two fields: the first byte contains the opcode and the renainder the immediate operand aran operand address.

 a) What is the maximum directly addressable memory. cabacit. (in butes)?

capacity (in bytes)?

- b) Discuss the impact on the system speed if the microprecessor bus has: 1. 32-bit local address bus and a 16-bit local data bus or
 - 2.16-bit lecal address bus and a 16-bit local data bus.
- c) How many bits are needed for the program counter and the instruction register?

Solma) The maximum dheatly addressable memory capacity in bytes is: 2 (32-8) = 2 = 16777216 bytes = 16 MB (8 bits = 1 byte for the opcode)

- 1) A 32-bit local address bus and a 16-bit local data bus. Instruction and data transfers would take three bus cycles each one for the address and two for the data.

 Since if the address bus is 32 bits, the whole address can be transferred too memory at once and decoded there; however, since the data bus is only 16 bits, it will require 2 bus cycles (access too momory) too fetch the 32 bit instruction or operand.
- 2) A 16-bit local address busard a 16-bil local data bus. Instruction and data transfer would take four bus cycles each, two for the address and two for the data. Therefore, that will have the processor too perform two transmissions in order too send to making memory the whole 32-bil address; this will require more complex memory interface central too latch the two halnes of the address before it performs an access too it.

In addition tee this twee-step address issue, since the data bus to also 16 bit, the micro processor will need abus yeles toe fetch the 32-bits instruction or operand.

c) For the PC needs 24 bits (24-bit address), and for the IR needs 32 bits (32 bit address).

4) For computers based on three address field con be used toe & pecyly which of the following:
(81) Amemory operand

(21) A 1. Sither Si ar 32
(21) A 1. A. Either SI on 82 (S2) A processor o register (S3) An implied accumulator register. B. Either S2 can S3 c. only S2 on S3 Sol In three address instruction formals, each address filled can specify a memory operand cer a processor register. But Accumulator register is implicity used as destination address. Option (A) Either SI or S2. A CPU pas 24-bit instructions. A program starts at address 300 (in decimal). Which one cef the following is a legal program counter (all values in clecimal)? A . 400 B.500 C- 600 D. 700 Each address is multiple of 3 as the starting address is 300 and is each instruction consists 2012 cef 24 bits le 3 bytes Option (C) 600.

6) The most affero priate matching for the following paper. pals. 1: Loops X: Indirect addressing. Y: Immediate addressing. Z: Autre decrement addressing 2: Ponles 3: Constans 2012 X-5, A-3, 5-1 7) Consider the following sequice cef micro-sperations MBR - PC MAR - X PC - Y Memory - MBR Which one of the following is a possible operation performed by this sequence?

A) Instruction Eetch c) Conditional Branch.

B) Operand Eelch D) Instintion of Interruft Service. Sol MBR LPC means the value cof the program counter will get stored in MBR. MAR & X means some address value X is storing. in MAR so to access memory location X PC - Y means storing new instruction value y too the program counter too access new instruction. Memory & MBR means MBR register well stone its value to Memory. It's save the previous value of PC to memory.

This sequence cef instructions matches with Interruft Service Routine (ISR) since the sequence eef notruction saved the address cof courn't instructions inter memory.

Ans = Option D (nitiation of interrupt pervice)

9) Write an assembly longuage code to find the lower nibble and higher mibble of a 8-bit number present in physical memory location 30500H and store the result in 30501H (lower nibble) and 30502h Chigher nibble)

2017

MOV AX, OOOOH

MOV DS, AX

MOV AX, [30 500H]

MOV CL, OHH

AND AL, OFH

MOV AL, [30501H], AL

MOV AL, AH

AND AL, OFH

MOV E30502H], AL

HLT

10) Write on animally language code to Perform the logical operations (AND, OR, XOR and NOT) on time 16 bit numbers. MOV AX, [1000H]
MOV BX, [3000H]
MOV CX, [5000H]
MOV DX, [7000H]
AND AX, BX
OR CX, BX
XOR DX, BX
HLT