
II Bre Lab Objective 1

a)

A ₃ A ₂ A, A ₀	B3 B2 B1 B6	A = B
A ₃ A ₂ A ₁ A ₀ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	B ₃ B ₁ B ₀ O O O O O O O O O O O O O O O O O O O	A = B
0-0-0-0-0-0	10010101	

b)
$$F = (A_3 \odot B_3)(A_2 \odot B_2)(A_1 \odot B_1)(A_2 \odot B_2)$$



module 4bit-comparator (

input A3;

input A2;

input A0;

input B3;

input B1;

input B0;

output B0;

output B

assign F = (A3~1B3) & (A,~AB2) & (A,~AB,) & (As~1B3),


and module.

Objective 2


a)

		_	1
S	I,	Io	Y
O	0	0	0
0	0	1	1
0	1	O	0
0	1	1	l
1	0	\circ	0
1	0	1	0
1	1	0	1
-1	Ì	1	١









d) module mod(

input S, Io, I,; Output y);

whe w


assign y= ((~S&A,)), end module.


Objective 3


a)

P3	D2	D,	D.	1 Bradestrong	×	У	V
0	0	0	O	7	×	×	O
]]	X	×	×		1		ı
0	1	\times	×	No. of Concession, Name of Street, or other Persons, or other Pers	Į	Ô)
0	\circ	1	X		0	1	a distribution of the same
0	0	O	1		0	0	•

0.	1	Land	D.	21		
D_3	D,	D,	Do	H	J	V
0		0	0	0	X	0
0	0	0	// ///	0	0	1
0	0		0	0	-	
0	0 0 0 0		Title Lanceston	0	1	
00000000	A TOTAL CONTRACTOR OF THE PARTY	0	0	l	0	1
0		0	The same of the sa	ι	0000	
0		1	0	1 +	0	1
0	1	1		1.7	0	1
	0	0	0	l	1	
	0	0	1	P	1	
	0	1	0	1 %	1	
	0		1	P	0	Sales of the sales
		0	0	l	1	Section of the sectio
1		0		l	1	Company of the Compan
	Andrew Challen	1	0	I,	1	Part of the Part o
]		1		1'	T	







d) module pri-enc (
input D3, D2, D1, D0,
clutput X, Y, V
);

assign V = D31D2 LD, ID0;
assign X = D31D2 LD, ID0;
assign Y = D21D3;
end module.


Objective 304 a) AB

A	3	C	Sum	Carry.
Ö	0	O	0	0
0	0	f	1	0
0	1	0	1	0
0	1		0	1
11	0	0	1	0
	0	1	0	1
1		0	0	1
	1	1	l	1

Sum: \(\SC1,2,4,7\)

Cary = \(\((3, 5, 6, 7) \)

c)



III LAB

Component Regulard!

Objective 1 Specification Quantity. Itam S.N. IC-7486 XDR gate NOT fate IC-7404 2 AND gate. IC-7408 3 As per required 23 SWG Connecting Wire

Objectine 2

S. No	Item	Specification	Quality.
	NOT gate	IC-7404	1
2	AND gate	IC-7408	1
3	or bete	IC-7432	1
4	Connecting Whe	235WG	As per required

Objective 3

S.No	Itom	Specylication	Quentily.
1	NOT gete	IC-7404	1
2	AND gate	IC-7408	1
3	OR gate	IC-7432	1
14	Connecting Whe	238WG	As per regulard.

Objective 4.

1 3 to 8 Decider IC 74139 1 2 DR Gate IC - 7432 1 3 Contribute 238WG As been regular	12. No	Item	Sperficulton	Quantity.
	1	3 to 8 Decider	IC74139	1
	2	OR gate	IC-7432	t
3 Connecting white 3	3	Connecting Whe	238Wh	As per regulad

Observation: Objective 1

A3 A2 A1 A0	B3 B, B, B.	Λ = B
3	0000	. 1
	0001	,
0001		,
0010		1
0011	00 1	,
0100	0100	!
0101	0101	1
0110	0 1 1 0	1
0111	0111	1
1000	1000	
1001	1001	1
	1010	1
	1011	1
		1
		, 1
	1 1 0 1	,
1100		',

Objective 2

S	I,	I _o	Y
O	0	0	0
0	\circ	1	1
0		0	0
0			1
	\bigcirc	0	0
11	O	1	0
1	1	\circ	
	1		

Objective 3

D,	102	1D,	D _o	1 n	141 V
0000000	0	10	0	,	× O
\bigcirc	0	0	1	0 0 0	0 !
O	00	1	0	O	1 !
O	D				
\circ		00	0	The state of the s	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0			0	No. of Concession, Name of	0/1/
0		l land	1 second	1	0 1
	0	0	0		1
1	0000	0	0	1	$i \mid i \mid$
i	0	Na Carlon Carlon	Ĭ	i	1 1
!	1	00	0		
	1	8			
1					1 11
1 1	• 1	J	,		1

Objective 4

Α	B	C	Sum	Carry
0	0	0	0	0
0	0	1		0
0	1	0		
0	1			
1	0	0	0	
1	0		0	1
! !	1			1
	, 1		· ·	

Conclusion: Objective 1: It can be concluded that to design a combinational chaust for a 4 but magnitude comparator 4 X NOR and 3 AND gates are regulared Objective 2: It can be concluded that to design a combinational chrust for 2×1 Multiplexer 2 AND and I pr gates are required and circuit leads tee the function $\gamma = S'I_0 + SI_1$ Objective 3: It can be concluded that the designa combinational circuit for 4 bit priority encoder 30R, IAND, INOT gates are regulated and chrould lead the the function. K = D2 + D3 J: D3+0,0,1 V = D0 + D, + D2 + D3 Objective 4: It can be concluded that be implement a full adder using 3-lie-8 line decoder and external OR gates a descoder and 2 or gates are regulared and chront leads to fination.

Sum = \(\Sigma(1,2,4,7)\)
Carry = \(\Sigma(3,5,6,7)\)

 $A = B: (A_3 OB_3) (A_1 OB_2) (A_1 OB_1) (A_2 OB_3)$

A $\langle B : A_3 | B_3 + (A_3 \odot B_3) A_2 | B_2 + (A_3 \odot B_3) (A_2 \odot B_2) A_1 | B_1 + (A_3 \odot B_3) (A_2 \odot B_2) (A_1 \odot B_1) A_0 | B_0$

2. Multiplexer is known as data selector because it selects which data input is to be out.

3 | N y Z C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C S | C

