# Microarchitecture Design

Spartak Gevorgyan, Vladislav Semenyutin, Shohin Abdulhamidov

### ARM Instructions and Assembly Program

### Single Data Transfer

Assembly Language Symbol	Instruction	
LDR	Load register from memory	
STR	Store register to memory	

### **Data Processing**

Assembly Language Symbol	Instruction	OpCode
MOV	Move register or constant	1101
ADD	Addition of operands from registers	0000
СМР	Compare values in register	1010
SUB	Subtraction of operands from registers	0010
ORR	Bitwise OR operation	1100
ADC	Addition of operands with carry	0101

#### **Branch**

Assembly Language Symbol	Instruction		
BLT	Branch if less than		

#### **Assembly Program**


```
MOV R4, #0
                      ; register to store the sum
MOV R0. #0
                      ; index i, will be used in the loop
MOV R3, #16
                      ; final size of the array, 4 words
LDR R1, =A
                      ; load array A into register 1
LDR R2, =B
                      ; load array B into register 2
                      ; load array C into register 7, it will be the empty array where results will be saved
LDR R7, =C
LOOP:
   LDR R5, [R1], #4; load value of array A into register 5 and update base register by R1 = R1 + 4
   LDR R6, [R2], #4; load value of array A into register 6 and update base register by R2 = R2 + 4
   ADD R4, R5, R6; add values from register 5 and 6 and place the result in register 4
   STR R4, [R7], #4; store value into R7 and update base register by R7 = R7 + 4
   ADD R0, #4
                      ; increase counter by 1 word = 4 bytes
   CMP R<sub>0</sub>. R<sub>3</sub>
                      ; check if we are done
   BLT LOOP
                      ; if not done loop again
```

### Instructions


### We can divide the instructions into 3 categories

Add/Sub (R-type)	0	rs	rt	rd	shamt	funct
	31:26	25:21	20:16	15:11	10:6	5:0
Load/Store (I-type)		35 or 43		rs	rt	off 16 (signed 16 bit)
	31:26	25:21	20:16	15:0		
Branch (I-type)		4		rs	rt	off 16 (signed 16 bit)
	31:26	25:21	20:16	15:0		


### Data Path




# R-type



# Load/Store (I-type)



# Branch (I-type)



# Truth Table

Signal name	R-format	lw	sw	beq
RegDst	1	0	X	Х
ALUSrc	0	1	1	0
MemtoReg	0	1	X	Х
RegWrite	1	1	0	0
MemRead	0	1	0	0
MemWrite	0	0	1	0
Branch	0	0	0	1
ALUOpl	0	0	0	1
ALUOp0	0	0	0	1