

Sub : _____


Day

Time :

Date : / /

MARCH 2014 - AUGUST 2015
STUDY PERIOD

Mohsin Ibna Hossain
AIUB, DLAC NOTE'S.



In Sequential Circuits, the previous output
is the present input as well as present output.



Sub : _____

Time : _____ / _____ / _____


CATCHES

TESTED

RELEASED

• # Sequential Circuits:

⇒ In Sequential Circuits, the present output depends on the present input as well as past output/outputs.



• # SR Latch:


⇒ The basic storage element is called "LATCH".

There are two types:-

1' NOR SR Latch.

2' NAND SR Latch

SR NOR Latch:-



TRUTH TABLE FOR NOR Gate:-

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

Analyse the SR Latch:-

Case 1:-

If $S=0, R=1$; then $Q=0 \& \bar{Q}=1$

Ex: If $S=0, R=0$ then $Q=0 \& \bar{Q}=1$ → memory

Case 2:-

If $S=1, R=0$; then $Q=1 \& \bar{Q}=0$

Ex: If $S=0, R=0$; then $Q=1 \& \bar{Q}=0$ → memory

~~Case: 3:-~~
mon


if $S=1, R=1$ then:- $Q=0 \& \bar{Q}=0$

~~Ex:- if:-~~ $S=0, R=0$; then $Q=0 \& \bar{Q}=1$ } "Not Used"
~~Ex:-~~ $Q=1 \& \bar{Q}=0$ } cz its Break
 the rules.

~~Truth Table for SR Latch:- (NOR)~~

S	R	Q	\bar{Q}
0	0	Memory	Memory
0	1	0	1
1	0	1	0
1	1	Not Used	Not Used

~~SR NAND Latch:-~~



~~Truth table for NAND Gate:-~~

A	B	X
0	0	1
0	1	1
1	0	1
1	1	0

~~Q~~ Analyse the Latch

~~Q~~ Case 1:-

If $S=0, R=1$ then $Q=1$ & $\bar{Q}=0$

Else if $S=1, R=1$ then $Q=1$ & $\bar{Q}=0 \rightarrow$ memory

~~Q~~ Case 2:-

If $S=1, R=0$ then $Q=0$ & $\bar{Q}=1$

Else if $S=1, R=1$ then $Q=0$ & $\bar{Q}=1 \rightarrow$ memory

~~Q~~ Case 3:-


If $S=0, R=0$, then $Q=1$ & $\bar{Q}=1 \rightarrow$ Not Used

~~Q~~ Truth table for SR latch (NAND):-

S	R	Q	\bar{Q}
0	0	Not Used	
0	1	1	0
1	0	0	1
1	1		

memory

Exercise 1:




Determine the **Output(Q)** Waveform for **NAND SR Latches** that are initially **LOW**.

→ We Know,


~~Truth table for SR latch (NAND):~~

S	R	Q	\bar{Q}
0	0	Not Used	
0	1	1	0
1	0	0	1
1	1	Memory	




Sub : _____

Time : _____ / _____ / _____



Clock:-
~~~~~ o ~~~~~

⇒ It's a signal that goes from Low to High then again Low and repeats.

# Triggering Methods:-  
~~~~~ o ~~~~~

⇒ It's usually refer to how flip-flops and other sequential elements change their states.

If there are two types:-
~~~~~ o ~~~~~

1. Level-triggered.


2. Edge-triggered.

~~④ Level-triggered:~~

⇒ This flip-flops respond to the level of the clock signal, either high (↑) or low (↓).

~~④ Block Diagram  
for high level-~~


Triggers on high clock level



High Level Triggering

~~④ Block Diagram  
for low level-~~

Triggers on low clock level




Low Level Triggering

~~④ Edge-triggered:~~

⇒ These flip-flops change state on a specific edge of the clock signal, either the rising edge (positive edge) or the falling edge (negative edge).

~~④ Block Diagram  
For (+ve edge)~~


Triggers on this edge  
of the clock pulse



Positive Edge Triggering

~~④ Block Diagram  
for (-ve edge)~~

Triggers on this edge  
of the clock pulse



Negative Edge Triggering


Sub : \_\_\_\_\_

Time : \_\_\_\_\_ Date : / /

# FLIP FLOP

Sub : \_\_\_\_\_

Time : \_\_\_\_\_ / Date : \_\_\_\_\_ / \_\_\_\_\_




Sub:

Day

Time:

Date: / /

## # SR FLIP FLOP




## # Truth table of SR Latch (NAND)

| S* | R* | Q        | Q-bar |
|----|----|----------|-------|
| 0  | 0  | Not used |       |
| 0  | 1  | 1        | 0     |
| 1  | 0  | 0        | 1     |
| 1  | 1  | memory   |       |

$$\therefore S^* = (\overline{S \cdot CLK}) = \overline{S} + \overline{CLK}$$

$$\therefore R^* = (\overline{R \cdot CLK}) = \overline{R} + \overline{CLK}$$

## # Block Diagram of SR Flip-Flop:-



## # Truth table for SR FLIP-FLOP:-

| CLK | S | R | Q        | Q-bar |
|-----|---|---|----------|-------|
| 0   | X | X | memory   |       |
| 1   | 0 | 0 | memory   |       |
| 1   | 0 | 1 | 0        | 1     |
| 1   | 1 | 0 | 1        | 0     |
| 1   | 1 | 1 | Not Used |       |

## # Analyse the truth table:-

Case 1:-  
mon  
CLK = 0;

$$S^* = \overline{S} + \overline{1} = \overline{x} + \overline{1} = \overline{1}$$

$$R^* = \overline{R} + \overline{1} = \overline{x} + \overline{1} = \overline{1}$$

$$\therefore Q \text{ & } \bar{Q} = \text{memory}$$

Case 2:-  
mon  
CLK = 1

$$S^* = \overline{S}$$

$$R^* = \overline{R}$$

$$\text{Let, } S=0, R=0 \rightarrow 0$$

$$\therefore S^* = 1$$

$$R^* = 1$$

$$\therefore Q \text{ & } \bar{Q} = \text{memory}$$

Case 3:-  
from eq 0:-  
mon  
Let, S=0, R=1

$$\therefore S^* = 1$$

$$R^* = 0$$

$$\therefore Q = 0 \text{ & } \bar{Q} = 1$$

Case 4:-  
from eq 0:-  
mon  
Let, S=1, R=0

$$\therefore S^* = 0$$

$$R^* = 1$$

$$\therefore Q = 1 \text{ & } \bar{Q} = 0$$

Sub:

Day

Time:

Date: / /

### Characteristic

Truth Table for

SR Flip-Flop:-

| $Q_n$ | S | R | $Q_{n+1}$   |
|-------|---|---|-------------|
| 0     | 0 | 0 | 0           |
| 0     | 0 | 1 | 0           |
| 0     | 1 | 0 | 1           |
| 0     | 1 | 1 | Invalid (X) |
| 1     | 0 | 0 | 1           |
| 1     | 0 | 1 | 0           |
| 1     | 1 | 0 | 1           |
| 1     | 1 | 1 | Invalid (X) |

### Truth table for SR-Flip-flop

| CLK | S | R | $Q_{n+1}$ <sup>next state</sup> |
|-----|---|---|---------------------------------|
| 0   | X | X | $Q_n \rightarrow P.$ state      |
| 1   | 0 | 0 | $Q_n$                           |
| 1   | 0 | 1 | 0                               |
| 1   | 1 | 0 | 1                               |
| 1   | 1 | 1 | Invalid                         |

### Excitation Table:


| $Q_n$ | $Q_{n+1}$ | S | R |
|-------|-----------|---|---|
| 0     | 0         | 0 | X |
| 0     | 1         | 1 | 0 |
| 1     | 0         | 0 | 1 |
| 1     | 1         | X | 0 |

### K-map for $Q_{n+1}$ :-

| $Q_n$ | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 0     | 0  | 0  | X  | 1  |
| 1     | 1  | 0  | X  | 1  |

$$Q_{n+1} = Q_n R + S$$


## Exercise 2:



Determine the Output(Q) Waveform for SR FLIP FLOPS that are initially Reset

→ We Know,

| Truth table for SR-Flip-flop |   |   |                                       |
|------------------------------|---|---|---------------------------------------|
| clk                          | S | R | Q <sub>n+1</sub> → next state         |
| 0                            | X | X | Q <sub>n</sub> → P <sub>i</sub> state |
| 1                            | 0 | 0 | Q <sub>n</sub>                        |
| 1                            | 0 | 1 | 0                                     |
| 1                            | 1 | 0 | 1                                     |
| 1                            | 1 | 1 | Invalid                               |



m = memory


# D-Flip Flop

### # D FLIP FLOP

⇒ In "NAND" SR latch the invalid input condition of  $S=0, R=0$ . It is the drawback of the SR latch.

To avoid the drawback we need an inverter to connect the between the Set and Reset inputs. It ensures that at the same time S and R never equal to 1.

### # Logic Circuit with Block Diagram



### # T.T for D.F.F.

| CLK | D | $Q_{n+1}$ |
|-----|---|-----------|
| 0   | X | $Q_n$     |
| 1   | 0 | 0         |
| 1   | 1 | 1         |

### # Truth table for SR

| CLK | S | R | Q        | $\bar{Q}$ |
|-----|---|---|----------|-----------|
| 0   | X | X | memory   |           |
| 1   | 0 | 0 | memory   |           |
| 1   | 0 | 1 | 0        | 1         |
| 1   | 1 | 0 | 1        | 0         |
| 1   | 1 | 1 | Not Used |           |

## #Characteristic Table for D-flip-flop:-

| $Q_n$ | D | $Q_{n+1}$ |
|-------|---|-----------|
| 0     | 0 | 0         |
| 0     | 1 | 1         |
| 1     | 0 | 0         |
| 1     | 1 | 1         |

$$\therefore Q_{n+1} = D$$

we know:-


| CLK | D | $Q_{n+1}$ |
|-----|---|-----------|
| 0   | X | $Q_n$     |
| 1   | 0 | 0         |
| 1   | 1 | 1         |

## #Excitation Table for D-flip-flop:-

| $Q_n$ | $Q_{n+1}$ | D |
|-------|-----------|---|
| 0     | 0         | 0 |
| 0     | 1         | 1 |
| 1     | 0         | 0 |
| 1     | 1         | 1 |
|       | X         | 0 |
| 0     | 0         | 1 |
| 1     | 1         | 1 |




## Exercise 3:



Determine the **Output(Q)** Waveform for ***D FLIP FLOPS*** that are initially **Reset**

## → We Know,

| <u>T-T flip-flop</u> |          |                        |
|----------------------|----------|------------------------|
| <u>Clk</u>           | <u>D</u> | <u>Q<sub>n+1</sub></u> |
| 0                    | X        | Q <sub>n</sub>         |
| 1                    | 0        | 0                      |
| 1                    | 1        | 1                      |




### Exercise 4:



Determine the Output(Q) Waveform for **D FLIP FLOPS** that are initially Reset

→ We Know,

| Truth Table for D FF |   |           |
|----------------------|---|-----------|
| CLK                  | D | $Q_{n+1}$ |
| 0                    | X | $Q_n$     |
| 1                    | 0 | 0         |
| 1                    | 1 | 1         |



Sub : \_\_\_\_\_



Time : \_\_\_\_\_

Date : / /

# JK FLIP FLOP

# JK Flip-Flop:

⇒ The JK flip flop is similar to the SR flip flop but there is no change in state when  $J=0$  &  $K=0$ .


Block Diagram:


Similar to SR flip-flop

T.T Box JK F.F.

| CLK | J | K | Q <sub>n+1</sub>        |
|-----|---|---|-------------------------|
| 0   | x | x | Q <sub>n</sub> (memory) |
| +   | 0 | 0 | Q <sub>n</sub> (memory) |
| +   | 0 | 1 | 0                       |
| +   | 1 | 0 | 1                       |
| +   | 1 | 1 | Q <sub>n</sub> (toggle) |

Analyse the T.T.

Case 5:-

CLK = 1

Q = 0, Q-bar = 1

Note  $J=1, K=1$

$\therefore Q = 0, 1, 0, \dots$  &

$\bar{Q} = 1, 0, 1, 0, \dots$

$$\therefore Q_{n+1} = 0$$

1  
0  
1  
⋮  
 $\bar{Q}_n$

## # Characteristic Table:-

| $Q_n$ | $J$ | $K$ | $Q_{n+1}$ |
|-------|-----|-----|-----------|
| 0     | 0   | 0   | 0         |
| 0     | 0   | 1   | 0         |
| 0     | 1   | 0   | 1         |
| 0     | 1   | 1   | 1         |
| 1     | 0   | 0   | 1         |
| 1     | 0   | 1   | 0         |
| 1     | 1   | 0   | 1         |
| 1     | 1   | 1   | 0         |

If we know,  
T.T. for JK flip

| clk | $J$ | $K$ | $Q_{n+1}$ |
|-----|-----|-----|-----------|
| 0   | X   | X   | $Q_n$     |
| +   | 0   | 0   | $Q_n$     |
| +   | 0   | 1   | 0         |
| +   | 1   | 0   | 1         |
| 1   | 1   | 1   | $Q_n$     |

K-map for  $Q_{n+1}$ :

| $Q_n$ | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 0     | 0  | 0  | 1  | 1  |
| 1     | 1  | 0  | 0  | 1  |

$$\therefore Q_{n+1} = Q_n \bar{K} + \bar{Q}_n J$$

## Excitation Table:

| $Q_n$ | $Q_{n+1}$ | $J$ | $K$ |
|-------|-----------|-----|-----|
| 0     | 0         | 0   | X   |
| 0     | 1         | 1   | X   |
| 1     | 0         | X   | 1   |
| 1     | 1         | X   | 0   |

K-map for  $J$ :

| $Q_n$ | 0 | 1 |
|-------|---|---|
| 0     | 0 | 1 |
| 1     | X | X |


$$J = Q_{n+1}$$

K-map for  $K$ :

| $Q_n$ | 0 | 1 |
|-------|---|---|
| 0     | X | X |
| 1     | 1 | 0 |

$$K = \overline{Q_{n+1}}$$


### Exercise 5:



Determine the Output(Q) Waveform for JK FLIP FLOPS that are initially Reset and the flip flop is negative edge triggered.


→ We Know,

| JK T-T Bar JK ff |   |   |                         |
|------------------|---|---|-------------------------|
| CLK              | J | K | Q <sub>n+1</sub>        |
| 0                | x | x | Q <sub>n</sub> (memory) |
| 1                | 0 | 0 | Q <sub>n</sub> (memory) |
| 1                | 0 | 1 | 0                       |
| 1                | 1 | 0 | 1                       |
| 1                | 1 | 1 | Q <sub>n</sub> (toggle) |




Sub : \_\_\_\_\_

Time : \_\_\_\_\_ Date : / /



# T flip-flop:

Logic Circuit & Block Diagram:



T-T for T.FF:-

| clk | T | $Q_{n+1}$              |
|-----|---|------------------------|
| 0   | X | $Q_n$ (memory)         |
| 1   | 0 | $Q_n$ (memory)         |
| 1   | 1 | $\bar{Q}_n$ (Toggling) |

Characteristic Table:-

| $Q_n$ | T | $Q_{n+1}$ |
|-------|---|-----------|
| 0     | 0 | 0         |
| 0     | 1 | 1         |
| 1     | 0 | 1         |
| 1     | 1 | 0         |

$$\therefore Q_{n+1} = Q_n \oplus T$$

Excitation Table:-


| $Q_n$ | $Q_{n+1}$ | T |
|-------|-----------|---|
| 0     | 0         | 0 |
| 0     | 1         | 1 |
| 1     | 0         | 1 |
| 1     | 1         | 0 |

$$T = Q_n \oplus Q_{n+1}$$

## FF Preset & Clear Inputs

- 1. They are the direct inputs or overriding inputs or asynchronous inputs.
- 2. The synchronous inputs are S, R, J, K, D, & T

### FF Logic Circuit:

if

preset = 0, Then  $Q_n = 1 \text{ & } \bar{Q}_n = 0$


if

clear = 0, Then  $Q_n = 0 \text{ & } \bar{Q}_n = 1$

What even be the value of  
clock & synchronous inputs.

### FF Block Diagram:

#### for Active Low:




### FF Truth Table

| PR | clk | $Q_n$    |
|----|-----|----------|
| 0  | 0   | Not used |
| 0  | 1   | 1        |
| 1  | 0   | 0        |
| 1  | 1   | 1        |

F.F will Perform Normally.

### Exercise 6:




Determine the **Output(Q)** Waveform for **JK FLIP FLOPS** that are initially **Reset** and the flip flop is **negative edge triggered**.

→ We Know,

| JK T-T Bar J-K-f |   |   |            |
|------------------|---|---|------------|
| clk              | J | K | Qn+1       |
| 0                | x | x | Qn(memory) |
| +                | 0 | 0 | Qn(memory) |
| +                | 0 | 1 | 0          |
| +                | 1 | 0 | 1          |
| +                | 1 | 1 | Qn(toggle) |

JK Truth Table

| PR | CP | On                        |
|----|----|---------------------------|
| 0  | 0  | Not used                  |
| 0  | 1  | 1                         |
| 1  | 0  | 0                         |
| 1  | 1  | F.F will perform Normally |



Sub : \_\_\_\_\_


Time : \_\_\_\_\_ Date : / /

# Counters


## JK Counter!

⇒ It's a Sequential Circuit and it ~~just~~ simply Counts.

## Example!



Analyse the Input & output clock frequency



## Truth Table

| CLK | Q_B | Q_A |
|-----|-----|-----|
| 0   | 0   | 0   |
| 1   | 0   | 1   |
| 2   | 1   | 0   |
| 3   | 1   | 1   |

## Types of Counters:-

⇒ There are two types:-


1' Asynchronous Counters (Ripple Counters)

2' Synchronous Counters.

## Asynchronous Vs Synchronous:-


### Asynchronous

⇒ Flip Flop are Connected in Such a way that the O/P of 1<sup>st</sup> flip flop drives the clock of next flip flop



### Synchronous

⇒ There is no connection between o/p of 1<sup>st</sup> flip flop and clock of next flip flop. F.F are clocked simultaneously.



| A <sub>1</sub> | A <sub>0</sub> | Q <sub>2</sub> | Q <sub>1</sub> | Q <sub>0</sub> |
|----------------|----------------|----------------|----------------|----------------|
| 0              | 0              | 0              | 0              | 0              |
| 1              | 0              | 0              | 1              | 0              |
| 0              | 1              | 1              | 0              | 0              |
| 1              | 1              | 1              | 1              | 0              |


## # Classification of Counters

---


- 1: Up Counter
- 2: Down Counter
- 3: Up/Down Counter

## # 3 Bit Asynchronous Up Counter

---




Q) Analyse the Clock Diagram:-




## # Table for 3 bit Asy. Up Counter

| Clock               | $Q_0$ | $Q_1$ | $Q_2$ | Decimal eq |
|---------------------|-------|-------|-------|------------|
| Initially           | 0     | 0     | 0     | 0          |
| 1 <sup>st</sup> (↓) | 0     | 0     | 1     | 1          |
| 2 <sup>nd</sup> (↓) | 0     | 1     | 0     | 2          |
| 3 <sup>rd</sup> (↓) | 0     | 1     | 1     | 3          |
| 4 <sup>th</sup> (↓) | 1     | 0     | 0     | 4          |
| 5 <sup>th</sup> (↓) | 1     | 0     | 1     | 5          |
| 6 <sup>th</sup> (↓) | 1     | 1     | 0     | 6          |
| 7 <sup>th</sup> (↓) | 1     | 1     | 1     | 7          |

## # 4-Bit Asynchronous Up Counter



## Analyse the Clock Diagram



Truth table for 4 bit asynchronous Up Counter


| Clock Cycles | Output Bits |    |    |    | Decimal Value |
|--------------|-------------|----|----|----|---------------|
|              | QA          | QB | QC | QD |               |
| 1            | 0           | 0  | 0  | 0  | 0             |
| 2            | 0           | 0  | 0  | 1  | 1             |
| 3            | 0           | 0  | 1  | 0  | 2             |
| 4            | 0           | 0  | 1  | 1  | 3             |
| 5            | 0           | 1  | 0  | 0  | 4             |
| 6            | 0           | 1  | 0  | 1  | 5             |
| 7            | 0           | 1  | 1  | 0  | 6             |
| 8            | 0           | 1  | 1  | 1  | 7             |
| 9            | 1           | 0  | 0  | 0  | 8             |
| 10           | 1           | 0  | 0  | 1  | 9             |
| 11           | 1           | 0  | 1  | 0  | 10            |
| 12           | 1           | 0  | 1  | 1  | 11            |
| 13           | 1           | 1  | 0  | 0  | 12            |
| 14           | 1           | 1  | 0  | 1  | 13            |
| 15           | 1           | 1  | 1  | 0  | 14            |
| 16           | 1           | 1  | 1  | 1  | 15            |

Sub: \_\_\_\_\_


Day: \_\_\_\_\_

Time: \_\_\_\_\_ Date: / /

### 3 Bit Down Counters; (Asynchronous)



Q) Analyse the clock Diagram:-



## # State Diagram of a Counter

→ 2-Bit Up Counter!

$$\rightarrow \text{Total State for 2 bits} = 4$$

$$\rightarrow \text{Max Count} = 4 - 1 = 3$$

The Combinations are!

| Q <sub>B</sub> | Q <sub>A</sub> | Count |
|----------------|----------------|-------|
| 0              | 0              | 0     |
| 0              | 1              | 1     |
| 1              | 0              | 2     |
| 1              | 1              | 3     |

→ 2-Bit Down Counter!


$$\rightarrow \text{Total State for 2 bits} = 4$$

$$\rightarrow \text{Max Count} = 4 - 1 = 3$$


The Combinations are!

| Q <sub>B</sub> | Q <sub>A</sub> | Count |
|----------------|----------------|-------|
| 1              | 1              | 3     |
| 1              | 0              | 2     |
| 0              | 1              | 1     |
| 0              | 0              | 0     |

State Diagram



State Diagram



3-bit UP-down Counter


$$\rightarrow \text{Total State for 3 bits} = 8$$

$$\rightarrow \text{Max Count} = 8 - 1 = 7$$

The Combinations are!

| Q <sub>C</sub> | Q <sub>B</sub> | Q <sub>A</sub> | Count |
|----------------|----------------|----------------|-------|
| 0              | 0              | 0              | 0     |
| 0              | 0              | 1              | 1     |
| 0              | 1              | 0              | 2     |
| 0              | 1              | 1              | 3     |
| 1              | 0              | 0              | 4     |
| 1              | 0              | 1              | 5     |
| 1              | 1              | 0              | 6     |
| 1              | 1              | 1              | 7     |

State Diagram



## # MOD Counters! -

⇒ MOD Counters are cascaded Counter circuits which count to a set modulus value before resetting.

Some of them are:-

1. Asynchronous Counter for 2 bit (known as MOD-4)

2. Asynchronous Counter for 3 bit (known as MOD-8)

3. Asynchronous Counter for Decade (known as MOD-10)

4. MOD-12 Ripple Counter

5. MOD-6 Ripple Counter

## # MOD-6 Ripple Counter


Using MOD-8 Counter:-

T.T for MOD-8


| C | B | A | Decimal Value |
|---|---|---|---------------|
| 0 | 0 | 0 | 0             |
| 0 | 0 | 1 | 1             |
| 0 | 1 | 0 | 2             |
| 0 | 1 | 1 | 3             |
| 1 | 0 | 0 | 4             |
| 1 | 0 | 1 | 5             |
| 1 | 1 | 0 | 6             |
| 1 | 1 | 1 | 7             |

$$\text{Max Count} = 6 - 1 \\ = 5$$

## Logic circuit



## Analyse the Clock Diagram:-



## Important Points:-

1. Negative edge triggered  $\rightarrow Q$  is clock  $\rightarrow$  Up Counter
2. Positive edge triggered  $\rightarrow \bar{Q}$  is clock  $\rightarrow$  Up Counter
3. Negative edge triggered  $\rightarrow \bar{Q}$  is clock  $\rightarrow$  Down Counter
4. Positive edge triggered  $\rightarrow Q$  is clock  $\rightarrow$  Down Counter

Sub:

Day


Time:

Date: / /

## # Decade (DOD) Ripple Counter - (MOD 10)

→ Draw the State Diagram:-

here, No. of State = 10




$$\begin{aligned} \text{Max Count} &= 10 - 1 \\ &= 9 \end{aligned}$$

# Truth Table for MOD10

| clk | Q <sub>D</sub> | Q <sub>C</sub> | Q <sub>B</sub> | Q <sub>A</sub> | BD |
|-----|----------------|----------------|----------------|----------------|----|
| 1   | 0              | 0              | 0              | 0              | 0  |
| 2   | 0              | 0              | 0              | 1              | 1  |
| 3   | 0              | 0              | 1              | 0              | 2  |
| 4   | 0              | 0              | 1              | 1              | 3  |
| 5   | 0              | 1              | 0              | 0              | 4  |
| 6   | 0              | 1              | 0              | 1              | 5  |
| 7   | 0              | 1              | 1              | 0              | 6  |
| 8   | 0              | 1              | 1              | 1              | 7  |
| 9   | 1              | 0              | 0              | 0              | 8  |
| 10  | 1              | 0              | 0              | 1              | 9  |
| 11  | 1              | 0              | 1              | 0              | 10 |
| 12  | 1              | 0              | 1              | 1              |    |
| 13  | 1              | 1              | 0              | 0              |    |
| 14  | 1              | 1              | 0              | 1              |    |
| 15  | 1              | 1              | 1              | 0              |    |

# Circuit Design:-




Sub : \_\_\_\_\_

Day \_\_\_\_\_

Time : \_\_\_\_\_

Date : / /




# Asynchronous MOD-12 Counter:-

⇒ Draw the state Diagram:-

hence, No. of State = 12


Max Count = 12 - 1



# Truth Table for MOD16

| clk | Q <sub>A</sub> | Q <sub>B</sub> | Q <sub>C</sub> | Q <sub>D</sub> | BCD |
|-----|----------------|----------------|----------------|----------------|-----|
| 1   | 0              | 0              | 0              | 0              | 0   |
| 2   | 0              | 0              | 0              | 1              | 1   |
| 3   | 0              | 0              | 1              | 0              | 2   |
| 4   | 0              | 0              | 1              | 1              | 3   |
| 5   | 0              | 1              | 0              | 0              | 4   |
| 6   | 0              | 1              | 0              | 1              | 5   |
| 7   | 0              | 1              | 1              | 0              | 6   |
| 8   | 0              | 1              | 1              | 1              | 7   |
| 9   | 1              | 0              | 0              | 0              | 8   |
| 10  | 1              | 0              | 0              | 1              | 9   |
| 11  | 1              | 0              | 1              | 0              | 10  |
| 12  | 1              | 0              | 1              | 1              | 11  |
| 13  | 1              | 1              | 0              | 0              | 12  |
| 14  | 1              | 1              | 0              | 1              | 13  |
| 15  | 1              | 1              | 1              | 0              | 14  |

# Circuit Diagram:-



# Synchronous  
Counters

Sub: \_\_\_\_\_

Day \_\_\_\_\_

Time: / /

Date: / /

## # How to Design Synchronous Counter:-

- ⇒ Step 1:- Decide the number of flip-flops & which one?
- ⇒ Step 2:- Excitation table for the flip-flops.
- ⇒ Step 3:- Draw state diagram & circuit excitation Table
- ⇒ Step 4:- Obtain simplified equations using "K" map.
- ⇒ Step 5:- Draw the logic diagram.


### 2-bit synchronous up Counter/-

Step: 1:-

For 2bit we need two  
Flip Flop (JK FF)

Step: 2:-

| Qn | Qn+1 | J | K |
|----|------|---|---|
| 0  | 0    | 0 | X |
| 0  | 1    | 1 | X |
| 1  | 0    | X | 1 |
| 1  | 1    | X | 0 |

Step: 3:-

(1)

Ckt excitation Table/-

| Q1 | Q2 | Q1* | Q2* | J1 | K1 | J2 | K2 |
|----|----|-----|-----|----|----|----|----|
| 0  | 0  | 0   | 1   | 0  | X  | 1  | X  |
| 0  | 1  | 1   | 0   | 1  | X  | X  | 1  |
| 1  | 0  | 1   | 1   | X  | 0  | 1  | X  |
| 1  | 1  | 0   | 0   | X  | 1  | X  | 1  |

Step: 4:-For  $J_1 = 0$  -

| $Q_1$ | $Q_2$ | $J_1$ | $K_1$ |
|-------|-------|-------|-------|
| 0     | 0     | 0     | 1     |
| 1     | X     | 0     | X     |

for  $K_1 = 0$  -

| $Q_1$ | $Q_2$ | $J_1$ | $K_1$ |
|-------|-------|-------|-------|
| 0     | 0     | X     | X     |
| 1     | 0     | 1     | 1     |

for  $J_2 = 1$  -

| $Q_1$ | $Q_2$ | $J_1$ | $K_1$ |
|-------|-------|-------|-------|
| 0     | 1     | 1     | X     |
| 1     | 1     | 1     | 0     |

for  $K_2 = 1$  -



| $Q_1$ | $Q_2$ | $J_1$ | $K_1$ |
|-------|-------|-------|-------|
| 0     | X     | 1     | 1     |
| 1     | X     | 1     | 1     |

$J_1 = Q_2$

$K_1 = Q_2$

$J_2 = 1$

$K_2 = 1$

Step: 5:-Analyse the output waveforms

Sub: \_\_\_\_\_

Day \_\_\_\_\_

Time: \_\_\_\_\_

Date: / /


## # 3-Bit Synchronous Up Counter Using JK flip flop:-

$\Rightarrow$  Step 1:-  
mon

For 3 bit we need 3  
JK flip flop

$\Rightarrow$  Step 2:-  
mon

① State diagram:  
mon



$\Rightarrow$  Step 3:-  
mon

K-map for  $J_C$   
mon

| $Q_C$ | $Q_B Q_A$ | 00 | 01 | 11 | 10 |
|-------|-----------|----|----|----|----|
| 0     | 0 0       | 0  | 0  | 1  | 0  |
| 1     | X X       | X  | X  | 1  | X  |

$$\therefore J_C = Q_B Q_A$$

K-map for  $K_C$   
mon

| $Q_C$ | $Q_B Q_A$ | 00  | 01  | 11 | 10 |
|-------|-----------|-----|-----|----|----|
| 0     | 0         | X X | X X | X  | X  |
| 1     | 0         | 0 0 | 1   | 0  |    |

$$\therefore K_C = Q_B Q_A$$

K-map for  $J_B$   
mon

| $Q_C$ | $Q_B Q_A$ | 00 | 01  | 11 | 10 |
|-------|-----------|----|-----|----|----|
| 0     | 0 0       | 1  | X X | X  | X  |
| 1     | 0 1       | 1  | X X | X  | X  |

$$\therefore J_B = Q_A$$

K-map for  $K_B$   
mon

| $Q_C$ | $Q_B Q_A$ | 00  | 01 | 11 | 10 |
|-------|-----------|-----|----|----|----|
| 0     | 0 0       | X X | 1  | 0  | 0  |
| 1     | 1 X       | X X | 1  | 0  | 0  |

$$\therefore K_B = Q_A$$

Sub:

Day

Time:

Date: / /

K-map for  $J_A$ 



|                |                | Q <sub>B</sub> Q <sub>A</sub> | 00 | 01 | 11 | 10 |
|----------------|----------------|-------------------------------|----|----|----|----|
|                |                | Q <sub>e</sub>                | 0  | 1  | 1  | 1  |
| Q <sub>e</sub> | J <sub>A</sub> | 00                            | 1  | X  | X  | 1  |
|                |                | 01                            | 1  | X  | X  | 1  |

K-map for  $J_A$ 

|                |                | Q <sub>B</sub> Q <sub>A</sub> | 00 | 01 | 11 | 10 |
|----------------|----------------|-------------------------------|----|----|----|----|
|                |                | Q <sub>e</sub>                | 0  | 1  | 1  | 1  |
| Q <sub>e</sub> | J <sub>A</sub> | 00                            | X  | 1  | 1  | X  |
|                |                | 01                            | X  | 1  | 1  | X  |

$$\therefore J_A = 1$$

$$\therefore K_A = 1$$

Step: 5:-Draw the logic circuit:-# Clock Diagram:-

## 4-Bit Synchronous Up Counter Using JK flip flop

### Step 1:


→ For 4 bit we need 4 JK flip flop

### Step 2:

→ Draw the JK Excitation Table:

| $Q_n$ | $Q_{n+1}$ | $J$ | $K$ |
|-------|-----------|-----|-----|
| 0     | 0         | 0   | X   |
| 0     | 1         | 1   | X   |
| 1     | 0         | X   | 1   |
| 1     | 1         | X   | 0   |

### Step 3.1:



### Step 3.2:

CKT Excitation Table

| $Q_D$ | $Q_C$ | $Q_B$ | $Q_A$ | $Q_D^*$ | $Q_C^*$ | $Q_B^*$ | $Q_A^*$ | $J_D$ | $K_D$ | $J_C$ | $K_C$ | $J_B$ | $K_B$ | $J_A$ | $K_A$ |
|-------|-------|-------|-------|---------|---------|---------|---------|-------|-------|-------|-------|-------|-------|-------|-------|
| 0     | 0     | 0     | 0     | 0       | 0       | 0       | 1       | 0     | X     | 0     | X     | 0     | X     | 1     | X     |
| 0     | 0     | 0     | 1     | 0       | 0       | 1       | 0       | 0     | X     | 0     | X     | 1     | X     | X     | 1     |
| 0     | 0     | 1     | 0     | 0       | 0       | 1       | 1       | 0     | X     | 0     | X     | X     | 0     | 1     | X     |
| 0     | 0     | 1     | 1     | 0       | 1       | 0       | 0       | 0     | X     | 1     | X     | X     | 1     | X     | 1     |
| 0     | 1     | 0     | 0     | 0       | 1       | 0       | 1       | 0     | X     | X     | 0     | 0     | X     | 1     | X     |
| 0     | 1     | 0     | 1     | 0       | 1       | 1       | 0       | 0     | X     | X     | 0     | 1     | X     | X     | 1     |
| 0     | 1     | 1     | 0     | 0       | 1       | 1       | 1       | 0     | X     | X     | 0     | X     | 0     | 1     | X     |
| 0     | 1     | 1     | 1     | 1       | 0       | 0       | 0       | 1     | X     | X     | 1     | X     | 1     | X     | 1     |
| 1     | 0     | 0     | 0     | 1       | 0       | 0       | 1       | X     | 0     | 0     | X     | 0     | X     | 1     | X     |
| 1     | 0     | 0     | 1     | 1       | 0       | 1       | 0       | X     | 0     | 0     | X     | 1     | X     | X     | 1     |
| 1     | 0     | 1     | 0     | 1       | 0       | 1       | 1       | X     | 0     | 0     | X     | X     | 0     | 1     | X     |
| 1     | 0     | 1     | 1     | 1       | 1       | 0       | 0       | X     | 0     | 1     | X     | X     | 1     | X     | 1     |
| 1     | 1     | 0     | 0     | 1       | 1       | 1       | 1       | X     | 0     | X     | 0     | 0     | X     | 1     | X     |
| 1     | 1     | 0     | 1     | 1       | 1       | 1       | 0       | X     | 0     | X     | 0     | 1     | X     | X     | 1     |
| 1     | 1     | 1     | 0     | 1       | 1       | 1       | 1       | X     | 0     | X     | 0     | X     | 0     | 1     | X     |
| 1     | 1     | 1     | 1     | 0       | 0       | 0       | 0       | X     | 1     | X     | 1     | X     | 1     | X     | 1     |

### Step 4:

→ K-Map for  $J_D$ :

| $Q_C Q_B Q_A$ | 00 | 01 | 11 | 10 |
|---------------|----|----|----|----|
| 00            | 0  | 0  | 0  | 0  |
| 01            | 0  | 0  | 1  | 0  |
| 11            | X  | X  | X  | X  |
| 10            | X  | X  | X  | X  |

$$\therefore \bar{J}_D = Q_C Q_B Q_A$$

→ K-Map for  $K_D$ :

| $Q_C Q_B Q_A$ | 00 | 01 | 11 | 10 |
|---------------|----|----|----|----|
| 00            | X  | X  | X  | X  |
| 01            | X  | X  | X  | X  |
| 11            | 0  | 0  | 1  | 0  |
| 10            | 0  | 0  | 0  | 0  |

$$\therefore K_D = Q_C Q_B Q_A$$

→ K-Map for  $J_C$ :

| $Q_C Q_B Q_A$ | 00 | 01 | 11 | 10 |
|---------------|----|----|----|----|
| 00            | 0  | 0  | 1  | 0  |
| 01            | X  | X  | X  | X  |
| 11            | X  | X  | X  | X  |
| 10            | 0  | 0  | 1  | 0  |

$$\therefore \bar{J}_C = Q_B Q_A$$

→ K-Map for  $K_C$ :

| $Q_C Q_B Q_A$ | 00 | 01 | 11 | 10 |
|---------------|----|----|----|----|
| 00            | X  | X  | X  | X  |
| 01            | 0  | 0  | 1  | 0  |
| 11            | 0  | 0  | 1  | 0  |
| 10            | X  | X  | X  | X  |

$$\therefore K_C = Q_B Q_A$$

→ K-Map for  $J_B$ :

| $Q_C Q_B Q_A$ | 00 | 01 | 11 | 10 |
|---------------|----|----|----|----|
| 00            | 0  | 1  | X  | X  |
| 01            | 0  | 1  | X  | X  |
| 11            | 0  | 1  | X  | X  |
| 10            | 0  | 1  | X  | X  |

$$\therefore \bar{J}_B = Q_A$$

→ K-Map for  $K_B$ :

| $Q_C Q_B Q_A$ | 00 | 01 | 11 | 10 |
|---------------|----|----|----|----|
| 00            | X  | X  | 1  | 0  |
| 01            | X  | X  | 1  | 0  |
| 11            | X  | X  | 1  | 0  |
| 10            | X  | X  | 1  | 0  |

$$\therefore K_B = Q_A$$

→ K-Map for  $J_A$ :

| $\bar{Q}_D Q_A$ | 00 | 01 | 11 | 10 |
|-----------------|----|----|----|----|
| 00              | 1  | x  | x  | 1  |
| 01              | 1  | x  | x  | 1  |
| 11              | 1  | x  | x  | 1  |
| 10              | 1  | x  | x  | 1  |

$$\therefore \bar{J}_A = 1$$


→ K-Map for  $K_A$ :

| $\bar{Q}_D Q_A$ | 00 | 01 | 11 | 10 |
|-----------------|----|----|----|----|
| 00              | x  | 1  | 1  | x  |
| 01              | x  | 1  | 1  | x  |
| 11              | x  | 1  | 1  | x  |
| 10              | x  | 1  | 1  | x  |


$$\therefore \bar{K}_A = 1$$

### Step 5:

→ Draw the Circuit Diagram:



Timing diagram of 4-Bit Synchronous Up Counter:



## 4-Bit Synchronous Decade BCD Counter Using JK flip flop

### Step 1:


→ For 4 bit we need 4 JK flip flop

### Step 2:

→ Draw the JK Excitation Table:

| $Q_n$ | $Q_{n+1}$ | $J$ | $K$ |
|-------|-----------|-----|-----|
| 0     | 0         | 0   | X   |
| 0     | 1         | 1   | X   |
| 1     | 0         | X   | 1   |
| 1     | 1         | X   | 0   |

### Step 3.1:



### Step 3.2:

CKT Excitation Table

| $Q_D$ | $Q_C$ | $Q_B$ | $Q_A$ | $Q_D^*$ | $Q_C^*$ | $Q_B^*$ | $Q_A^*$ | $J_D$ | $K_D$ | $J_C$ | $K_C$ | $J_B$ | $K_B$ | $J_A$ | $K_A$ |
|-------|-------|-------|-------|---------|---------|---------|---------|-------|-------|-------|-------|-------|-------|-------|-------|
| 0     | 0     | 0     | 0     | 0       | 0       | 0       | 1       | 0     | X     | 0     | X     | 0     | X     | 1     | X     |
| 0     | 0     | 0     | 1     | 0       | 0       | 1       | 0       | 0     | X     | 0     | X     | 1     | X     | 0     | 1     |
| 0     | 0     | 1     | 0     | 0       | 0       | 1       | 1       | 0     | X     | 0     | X     | 0     | 1     | 1     | X     |
| 0     | 0     | 1     | 1     | 0       | 1       | 0       | 0       | 0     | X     | 1     | X     | X     | 1     | X     | 1     |
| 0     | 1     | 0     | 0     | 0       | 1       | 0       | 1       | 0     | X     | X     | 0     | 0     | X     | 1     | X     |
| 0     | 1     | 0     | 1     | 0       | 1       | 1       | 0       | 0     | X     | X     | 0     | 1     | X     | X     | 1     |
| 0     | 1     | 1     | 0     | 0       | 1       | 1       | 1       | 0     | X     | X     | 0     | X     | 0     | 1     | X     |
| 0     | 1     | 1     | 1     | 1       | 0       | 0       | 0       | 1     | X     | X     | 1     | X     | 1     | X     | 1     |
| 1     | 0     | 0     | 0     | 1       | 0       | 0       | 1       | X     | 0     | 0     | X     | 0     | X     | 1     | X     |
| 1     | 0     | 0     | 1     | 0       | 0       | 0       | 0       | X     | 1     | 0     | X     | 0     | X     | X     | 1     |

### Step 4:

→ K-Map for  $J_D$ :

| $Q_B Q_A$ | 00 | 01 | 11 | 10 |
|-----------|----|----|----|----|
| 00        | 0  | 0  | 0  | 0  |
| 01        | 0  | 0  | 1  | 0  |
| 11        | X  | X  | X  | X  |
| 10        | X  | X  | X  | X  |

$$\therefore \bar{J}_D = \bar{Q}_C Q_B Q_A$$

→ K-Map for  $K_D$ :

| $Q_B Q_A$ | 00 | 01 | 11 | 10 |
|-----------|----|----|----|----|
| 00        | X  | X  | X  | X  |
| 01        | X  | X  | X  | X  |
| 11        | X  | X  | X  | X  |
| 10        | 0  | 1  | X  | X  |

$$\therefore K_D = Q_A$$

→ K-Map for  $J_C$ :

| $Q_B Q_A$ | 00 | 01 | 11 | 10 |
|-----------|----|----|----|----|
| 00        | 0  | 0  | 1  | 0  |
| 01        | X  | X  | X  | X  |
| 11        | X  | X  | X  | X  |
| 10        | 0  | 0  | X  | X  |

$$\therefore \bar{J}_C = Q_B Q_A$$

→ K-Map for  $K_C$ :

| $Q_B Q_A$ | 00 | 01 | 11 | 10 |
|-----------|----|----|----|----|
| 00        | X  | X  | X  | X  |
| 01        | 0  | 0  | 1  | 0  |
| 11        | X  | X  | X  | X  |
| 10        | X  | X  | X  | X  |

$$\therefore K_C = Q_B Q_A$$

→ K-Map for  $J_B$ :

| $Q_B Q_A$ | 00 | 01 | 11 | 10 |
|-----------|----|----|----|----|
| 00        | 0  | 1  | X  | X  |
| 01        | 0  | 1  | X  | X  |
| 11        | X  | X  | X  | X  |
| 10        | 0  | 0  | X  | X  |

$$\therefore \bar{J}_B = \bar{Q}_D Q_A$$

→ K-Map for  $K_B$ :

| $Q_B Q_A$ | 00 | 01 | 11 | 10 |
|-----------|----|----|----|----|
| 00        | X  | X  | 1  | 0  |
| 01        | X  | X  | 1  | 0  |
| 11        | X  | X  | X  | X  |
| 10        | X  | X  | X  | X  |

$$\therefore K_B = Q_A$$

→ K-Map for  $J_A$ :

|    | $\bar{Q}_B \bar{Q}_A$ | 00 | 01 | 11 | 10 |
|----|-----------------------|----|----|----|----|
| 00 | 1                     | x  | x  | 1  |    |
| 01 | 1                     | x  | x  | 1  |    |
| 11 | x                     | x  | x  | x  |    |
| 10 | 1                     | x  | x  | x  |    |

$$\therefore J_A = 1$$


→ K-Map for  $K_A$ :

|    | $\bar{Q}_B \bar{Q}_A$ | 00 | 01 | 11 | 10 |
|----|-----------------------|----|----|----|----|
| 00 | x                     | 1  | 1  | x  |    |
| 01 | x                     | 1  | 1  | x  |    |
| 11 | x                     | x  | x  | x  |    |
| 10 | x                     | 1  | x  | x  |    |


$$\therefore K_A = 1$$

Step 5:

→ Draw the Circuit Diagram:



Timing diagram of 4-Bit Synchronous Up Counter



Sub :

Time : / / Date : / /

# UP/DOWN  
Counters:


### 3-Bit Asynchronous UP/DOWN Counter Using JK flip flop

1. We need control input  $M$
2. Let, if  $M=0 \rightarrow$  Up Counting  $\rightarrow Q$  connected to the Clock  
if  $M=1 \rightarrow$  Down Counting  $\rightarrow Q'$  connected to the Clock

→ Truth Table:


| M | Q | Q' | Y |
|---|---|----|---|
| 0 | 0 | 0  | 0 |
| 0 | 0 | 1  | 0 |
| 0 | 1 | 0  | 1 |
| 0 | 1 | 1  | 1 |
| 1 | 0 | 0  | 0 |
| 1 | 0 | 1  | 1 |
| 1 | 1 | 0  | 0 |
| 1 | 1 | 1  | 1 |

→ K-Map for Y:



$$Y = MQ' + \bar{M}Q$$

→ Draw the logic circuit:



Logic 1

## 3-Bit Synchronous UP/DOWN Counter Using JK flip flop

1. We need control input M
2. Let, if  $M=0 \rightarrow$  Up Counting  
if  $M=1 \rightarrow$  Down Counting

**Step 1:**

→ For 3 bit we need 3 JK flip flop


**Step 2:**

→ Draw the JK Excitation Table:

| $Q_n$ | $Q_{n+1}$ | J | K |
|-------|-----------|---|---|
| 0     | 0         | 0 | X |
| 0     | 1         | 1 | X |
| 1     | 0         | X | 1 |
| 1     | 1         | X | 0 |

**Step 3.1:**

→ Draw State Diagram:



### Step 3.2:

CKT Excitation Table

| M | Q <sub>C</sub> | Q <sub>B</sub> | Q <sub>A</sub> | Q <sub>C</sub> <sup>*</sup> | Q <sub>B</sub> <sup>*</sup> | Q <sub>A</sub> <sup>*</sup> | J <sub>C</sub> | K <sub>C</sub> | J <sub>B</sub> | K <sub>B</sub> | J <sub>A</sub> | K <sub>A</sub> |
|---|----------------|----------------|----------------|-----------------------------|-----------------------------|-----------------------------|----------------|----------------|----------------|----------------|----------------|----------------|
| 0 | 0              | 0              | 0              | 0                           | 0                           | 1                           | 0              | X              | 0              | X              | 1              | X              |
| 0 | 0              | 0              | 1              | 0                           | 1                           | 0                           | 0              | X              | 1              | X              | X              | 1              |
| 0 | 0              | 1              | 0              | 0                           | 1                           | 1                           | 0              | X              | X              | 0              | 1              | X              |
| 0 | 0              | 1              | 1              | 1                           | 0                           | 0                           | 1              | X              | X              | 1              | X              | 1              |
| 0 | 1              | 0              | 0              | 1                           | 0                           | 1                           | X              | 0              | 0              | X              | 1              | X              |
| 0 | 1              | 0              | 1              | 1                           | 1                           | 0                           | X              | 0              | 1              | X              | X              | 1              |
| 0 | 1              | 1              | 0              | 1                           | 1                           | 1                           | X              | 0              | X              | 0              | 1              | X              |
| 0 | 1              | 1              | 1              | 0                           | 0                           | 0                           | X              | 1              | X              | 1              | X              | 1              |
| 1 | 0              | 0              | 0              | 1                           | 1                           | 1                           | 1              | X              | 1              | X              | 1              | X              |
| 1 | 0              | 0              | 1              | 0                           | 0                           | 0                           | 0              | X              | 0              | X              | X              | 1              |
| 1 | 0              | 1              | 0              | 0                           | 0                           | 1                           | 0              | X              | X              | 1              | 1              | X              |
| 1 | 0              | 1              | 1              | 0                           | 1                           | 0                           | 0              | X              | X              | 0              | X              | 1              |
| 1 | 1              | 0              | 0              | 0                           | 1                           | 1                           | X              | 1              | 1              | X              | 1              | X              |
| 1 | 1              | 0              | 1              | 1                           | 0                           | 0                           | X              | 0              | 0              | X              | X              | 1              |
| 1 | 1              | 1              | 0              | 1                           | 0                           | 1                           | X              | 0              | X              | 1              | 1              | X              |
| 1 | 1              | 1              | 1              | 1                           | 1                           | 0                           | 0              | X              | 1              | X              | 1              | X              |

### Step 4:

→ K-Map for J<sub>C</sub>:

| Q <sub>B</sub> Q <sub>A</sub> |   | 00 | 01 | 11 | 10 |
|-------------------------------|---|----|----|----|----|
| M Q <sub>C</sub>              |   | 00 | 01 | 11 | 10 |
| 00                            | 0 | 0  | 1  | 0  |    |
| 01                            | X | X  | X  | X  |    |
| 11                            | X | X  | X  | X  |    |
| 10                            | 1 | 0  | 0  | 0  |    |

$$J_C = MQ'_B Q'_A + M' Q_B Q_A$$

→ K-Map for K<sub>C</sub>:

| Q <sub>B</sub> Q <sub>A</sub> |   | 00 | 01 | 11 | 10 |
|-------------------------------|---|----|----|----|----|
| M Q <sub>C</sub>              |   | 00 | 01 | 11 | 10 |
| 00                            | X | X  | X  | X  |    |
| 01                            | 0 | 0  | 1  | 0  |    |
| 11                            | 1 | 0  | 0  | 0  |    |
| 10                            | X | X  | X  | X  |    |

$$K_C = MQ'_B Q'_A + M' Q_B Q_A$$

→ K-Map for  $J_B$ :

|    |    | Q <sub>B</sub> Q <sub>A</sub> | 00 | 01 | 11 | 10 |
|----|----|-------------------------------|----|----|----|----|
|    |    | MQ <sub>c</sub>               | 00 | 01 | 11 | 10 |
| 00 | 00 | 0                             | 1  | X  | X  | X  |
| 01 | 01 | 0                             | 1  | X  | X  | X  |
| -  | 11 | 1                             | 0  | X  | X  | X  |
| 10 | 10 | 1                             | 0  | X  | X  | X  |

$$J_B = MQ'_A + M'Q_A$$

→ K-Map for  $K_B$ :

|    |    | Q <sub>B</sub> Q <sub>A</sub> | 00 | 01 | 11 | 10 |
|----|----|-------------------------------|----|----|----|----|
|    |    | MQ <sub>c</sub>               | 00 | 01 | 11 | 10 |
| 00 | 00 | X                             | X  | 1  | 0  | 0  |
| 01 | 01 | X                             | X  | 1  | 0  | 0  |
| -  | 11 | X                             | X  | 0  | 1  | 1  |
| 10 | 10 | X                             | X  | 0  | 1  | 1  |

$$K_B = MQ'_A + M'Q_A$$

→ K-Map for  $J_A$ :

|    |    | Q <sub>B</sub> Q <sub>A</sub> | 00 | 01 | 11 | 10 |
|----|----|-------------------------------|----|----|----|----|
|    |    | MQ <sub>c</sub>               | 00 | 01 | 11 | 10 |
| 00 | 00 | 1                             | X  | X  | 1  | 1  |
| 01 | 01 | 1                             | X  | X  | 1  | 1  |
| -  | 11 | 1                             | X  | X  | 1  | 1  |
| 10 | 10 | 1                             | X  | X  | 1  | 1  |

$$J_A = 1$$


→ K-Map for  $K_A$ :

|    |    | Q <sub>B</sub> Q <sub>A</sub> | 00 | 01 | 11 | 10 |
|----|----|-------------------------------|----|----|----|----|
|    |    | MQ <sub>c</sub>               | 00 | 01 | 11 | 10 |
| 00 | 00 | X                             | 1  | 1  | 1  | X  |
| 01 | 01 | X                             | 1  | 1  | 1  | X  |
| -  | 11 | X                             | 1  | 1  | 1  | X  |
| 10 | 10 | X                             | 1  | 1  | 1  | X  |

$$K_A = 1$$

### Step 5:

→ Draw the Circuit Diagram:



# Irregular Sequence Counter Design

Design a counter with the sequence 0,1,3,2,6,7,5 and 4 using JK flip flop

## Step 1:

→ For 3 bit we need 3 JK flip flop


## Step 2:

→ Draw the JK Excitation Table:

| Q <sub>n</sub> | Q <sub>n+1</sub> | J | K |
|----------------|------------------|---|---|
| 0              | 0                | 0 | X |
| 0              | 1                | 1 | X |
| 1              | 0                | X | 1 |
| 1              | 1                | X | 0 |

## Step 3.1:

→ **Draw State Diagram:**



## Step 3.2:

CKT Excitation Table

| Q <sub>C</sub> | Q <sub>B</sub> | Q <sub>A</sub> | Q <sub>C</sub> <sup>*</sup> | Q <sub>B</sub> <sup>*</sup> | Q <sub>A</sub> <sup>*</sup> | J <sub>C</sub> | K <sub>C</sub> | J <sub>B</sub> | K <sub>B</sub> | J <sub>A</sub> | K <sub>A</sub> |
|----------------|----------------|----------------|-----------------------------|-----------------------------|-----------------------------|----------------|----------------|----------------|----------------|----------------|----------------|
| 0              | 0              | 0              | 0                           | 0                           | 1                           | 0              | X              | 0              | X              | 1              | X              |
| 0              | 0              | 1              | 0                           | 1                           | 1                           | 0              | X              | 1              | X              | X              | 0              |
| 0              | 1              | 1              | 0                           | 1                           | 0                           | 0              | X              | X              | 0              | X              | 1              |
| 0              | 1              | 0              | 1                           | 1                           | 0                           | 1              | X              | X              | 0              | 0              | X              |
| 1              | 1              | 0              | 1                           | 1                           | 1                           | X              | 0              | X              | 0              | 1              | X              |
| 1              | 1              | 1              | 1                           | 0                           | 1                           | X              | 0              | X              | 1              | X              | 0              |
| 1              | 0              | 1              | 1                           | 0                           | 0                           | X              | 0              | 0              | X              | X              | 1              |
| 1              | 0              | 0              | 0                           | 0                           | 0                           | X              | 1              | 0              | X              | 0              | X              |

## Step 4:

→ K-Map for  $J_C$ :

|       | $Q_B Q_A$ | 00 | 01 | 11 | 10 |
|-------|-----------|----|----|----|----|
| $Q_C$ | 0         | 0  | 0  | 1  |    |
| 1     | X         | X  | X  | X  |    |

$$J_C = Q_B Q'_A$$

→ K-Map for  $K_C$ :

|       | $Q_B Q_A$ | 00 | 01 | 11 | 10 |
|-------|-----------|----|----|----|----|
| $Q_C$ | 0         | X  | X  | X  | X  |
| 1     | 1         | 0  | 0  | 0  |    |

$$K_C = Q'_B Q'_A$$

→ K-Map for  $J_B$ :

|       | $Q_B Q_A$ | 00 | 01 | 11 | 10 |
|-------|-----------|----|----|----|----|
| $Q_C$ | 0         | 0  | 1  | X  | X  |
| 1     | 0         | 0  | 0  | X  | X  |

$$J_B = Q'_C Q_A$$

→ K-Map for  $K_B$ :

|       | $Q_B Q_A$ | 00 | 01 | 11 | 10 |
|-------|-----------|----|----|----|----|
| $Q_C$ | 0         | X  | X  | 0  | 0  |
| 1     | X         | X  | 1  | 0  | 0  |

$$K_B = Q_C Q_A$$

→ K-Map for  $J_A$ :

|       | $Q_B Q_A$ | 00 | 01 | 11 | 10 |
|-------|-----------|----|----|----|----|
| $Q_C$ | 0         | 1  | X  | X  | 0  |
| 1     | 0         | X  | 0  | X  | 1  |

$$J_A = Q'_C Q'_B + Q_C Q_B$$


→ K-Map for  $K_A$ :

|       | $Q_B Q_A$ | 00 | 01 | 11 | 10 |
|-------|-----------|----|----|----|----|
| $Q_C$ | X         | 0  | 1  | X  | X  |
| 1     | X         | 1  | 0  | 0  | X  |

$$K_A = Q_C Q'_B + Q'_C Q_B$$

## Step 5:

→ Draw the Circuit Diagram:



## Design a counter with the sequence 1,2,5 and 7 using JK flip flop

### Step 1:

→ For 3 bit we need 3 JK flip flop


### Step 2:

→ Draw the JK Excitation Table:

| Q <sub>n</sub> | Q <sub>n+1</sub> | J | K |
|----------------|------------------|---|---|
| 0              | 0                | 0 | X |
| 0              | 1                | 1 | X |
| 1              | 0                | X | 1 |
| 1              | 1                | X | 0 |

### Step 3.1:

→ **Draw State Diagram:**



### Step 3.2:

CKT Excitation Table

| Q <sub>C</sub> | Q <sub>B</sub> | Q <sub>A</sub> | Q <sub>C</sub> <sup>*</sup> | Q <sub>B</sub> <sup>*</sup> | Q <sub>A</sub> <sup>*</sup> | J <sub>C</sub> | K <sub>C</sub> | J <sub>B</sub> | K <sub>B</sub> | J <sub>A</sub> | K <sub>A</sub> |
|----------------|----------------|----------------|-----------------------------|-----------------------------|-----------------------------|----------------|----------------|----------------|----------------|----------------|----------------|
| 0              | 0              | 1              | 0                           | 1                           | 0                           | 0              | X              | 1              | X              | X              | 1              |
| 0              | 1              | 0              | 1                           | 0                           | 1                           | 1              | X              | X              | 1              | 1              | X              |
| 1              | 0              | 1              | 1                           | 1                           | 1                           | X              | 0              | 1              | X              | X              | 0              |
| 1              | 1              | 1              | 0                           | 0                           | 1                           | X              | 1              | X              | 1              | X              | 0              |

### Step 4:

→ **K-Map for J<sub>C</sub>:**

| Q <sub>C</sub> Q <sub>B</sub> Q <sub>A</sub> |   | 00 01 11 10 |    |    |    |
|----------------------------------------------|---|-------------|----|----|----|
|                                              |   | 00          | 01 | 11 | 10 |
| 0                                            | 0 | X           | 0  | X  | 1  |
|                                              | 1 | X           | X  | X  | X  |

$$J_C = Q_B$$

→ **K-Map for K<sub>C</sub>:**

| Q <sub>C</sub> Q <sub>B</sub> |   | 00 01 11 10 |    |    |    |
|-------------------------------|---|-------------|----|----|----|
|                               |   | 00          | 01 | 11 | 10 |
| 0                             | 0 | X           | X  | X  | X  |
|                               | 1 | X           | 0  | 1  | X  |

$$K_C = Q_B$$

→ K-Map for  $J_B$ :

|       | $Q_0 Q_A$ | 00 | 01 | 11 | 10 |
|-------|-----------|----|----|----|----|
| $Q_C$ | 0         | X  | 1  | X  | X  |
| 1     | 1         | X  | X  | X  | X  |

$$J_B = 1$$

→ K-Map for  $K_B$ :

|       | $Q_0 Q_A$ | 00 | 01 | 11 | 10 |
|-------|-----------|----|----|----|----|
| $Q_C$ | 0         | X  | X  | X  | 1  |
| 1     | 1         | X  | X  | 1  | X  |

$$K_B = 1$$

→ K-Map for  $J_A$ :

|       | $Q_0 Q_A$ | 00 | 01 | 11 | 10 |
|-------|-----------|----|----|----|----|
| $Q_C$ | 0         | X  | X  | X  | 1  |
| 1     | 1         | X  | X  | X  | X  |

$$J_A = 1$$


→ K-Map for  $J_A$ :

|       | $Q_0 Q_A$ | 00 | 01 | 11 | 10 |
|-------|-----------|----|----|----|----|
| $Q_C$ | 0         | X  | 1  | X  | X  |
| 1     | 1         | X  | 0  | 0  | X  |

$$K_A = Q'_C$$

Step 5:

→ Draw the Circuit Diagram:



**Develop a synchronous 3-bit up/down counter with a Gray code sequence using J-K flip-flops. The counter should count up when an UP/DOWN control input is 1 and count down when the control input is 0. (0,1,3,2,6,7,5,4)**

1. We need control input  $Y$
2. Is given, if  $Y=1 \rightarrow$  Up Counting  
if  $Y=0 \rightarrow$  Down Counting

### **Step 1:**

→ For 3 bit we need 3 JK flip flop


### **Step 2:**

→ Draw the JK Excitation Table:

| $Q_n$ | $Q_{n+1}$ | $J$ | $K$ |
|-------|-----------|-----|-----|
| 0     | 0         | 0   | X   |
| 0     | 1         | 1   | X   |
| 1     | 0         | X   | 1   |
| 1     | 1         | X   | 0   |

### **Step 3.1:**

→ Draw State Diagram:




### Step 3.2:

CKT Excitation Table


| <b>Q<sub>2</sub></b> | <b>Q<sub>1</sub></b> | <b>Q<sub>0</sub></b> | <b>Y</b> | <b>Q<sub>2</sub><sup>*</sup></b> | <b>Q<sub>1</sub><sup>*</sup></b> | <b>Q<sub>0</sub><sup>*</sup></b> | <b>J<sub>2</sub></b> | <b>K<sub>2</sub></b> | <b>J<sub>1</sub></b> | <b>K<sub>1</sub></b> | <b>J<sub>0</sub></b> | <b>K<sub>0</sub></b> |
|----------------------|----------------------|----------------------|----------|----------------------------------|----------------------------------|----------------------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|
| 0                    | 0                    | 0                    | 0        | 1                                | 0                                | 0                                | 1                    | X                    | 0                    | X                    | 0                    | X                    |
| 0                    | 0                    | 1                    | 0        | 0                                | 0                                | 0                                | 0                    | X                    | 0                    | X                    | X                    | 1                    |
| 0                    | 1                    | 1                    | 0        | 0                                | 0                                | 1                                | 0                    | X                    | X                    | 1                    | X                    | 0                    |
| 0                    | 1                    | 0                    | 0        | 0                                | 1                                | 1                                | 0                    | X                    | X                    | 0                    | 1                    | X                    |
| 1                    | 1                    | 0                    | 0        | 0                                | 1                                | 0                                | X                    | 1                    | X                    | 0                    | 0                    | X                    |
| 1                    | 1                    | 1                    | 0        | 1                                | 1                                | 0                                | X                    | 0                    | X                    | 0                    | X                    | 1                    |
| 1                    | 0                    | 1                    | 0        | 1                                | 1                                | 1                                | X                    | 0                    | 1                    | X                    | X                    | 0                    |
| 1                    | 0                    | 0                    | 0        | 1                                | 0                                | 1                                | X                    | 0                    | 0                    | X                    | 1                    | X                    |
| 0                    | 0                    | 0                    | 1        | 0                                | 0                                | 1                                | 0                    | X                    | 0                    | X                    | 1                    | X                    |
| 0                    | 0                    | 1                    | 1        | 0                                | 1                                | 1                                | 0                    | X                    | 1                    | X                    | X                    | 0                    |
| 0                    | 1                    | 1                    | 1        | 0                                | 1                                | 0                                | 0                    | X                    | X                    | 0                    | X                    | 1                    |
| 0                    | 1                    | 0                    | 1        | 1                                | 1                                | 0                                | 1                    | X                    | X                    | 0                    | 0                    | X                    |
| 1                    | 1                    | 0                    | 1        | 1                                | 1                                | 1                                | X                    | 0                    | X                    | 0                    | 1                    | X                    |
| 1                    | 1                    | 1                    | 1        | 1                                | 0                                | 1                                | X                    | 0                    | X                    | 0                    | X                    | 0                    |
| 1                    | 0                    | 1                    | 1        | 1                                | 0                                | 0                                | X                    | 0                    | 0                    | X                    | X                    | 1                    |
| 1                    | 0                    | 0                    | 1        | 0                                | 0                                | 0                                | X                    | 1                    | 0                    | X                    | X                    | 0                    |

### Step 4:


→ K-Map for J<sub>c</sub>/J<sub>2</sub>:




→ K-Map for K<sub>c</sub>/K<sub>2</sub>:




→ K-Map for  $J_B/J_1$ :




→ K-Map for  $K_B/K_1$ :



→ K-Map for  $J_A/J_0$ :



→ K-Map for  $K_A/K_0$ :



$$J_0 = Q_2Q_1Y + Q_2\bar{Q}_1\bar{Y} + \bar{Q}_2\bar{Q}_1Y + \bar{Q}_2Q_1\bar{Y}$$

$$K_0 = \bar{Q}_2\bar{Q}_1\bar{Y} + \bar{Q}_2Q_1Y + Q_2Q_1Y + Q_2\bar{Q}_1\bar{Y}$$

SHIFT  
REGISTERS

## Shift Registers

⇒ It is a Digital circuit with Two basic Function.

1. Data Storage &
2. Data Movement


Note: Each flop-flop Stores 1 bit, & the number of flip-flops determine the registers Storage capacity.

## Types of Shift Registers

1. Serial In Serial Out (SISO)
2. Serial In Parallel Out (SIPO)
3. Parallel In Serial Out (PISO)
4. Parallel In Parallel Out (PIPO)


## Serial In Serial Out (SISO Mode)

⇒ We want to Store “1111” in this Shift Register.



**Step 1:** Identify the **LSB** and **MSB**.


**Step 2:** Draw the D, FF TT:




| CLK | D | $Q_{n+1}$ |
|-----|---|-----------|
| 0   | X | $Q_n$     |
| 1   | 0 | 0         |
| 1   | 1 | 1         |

**Step 3:** Initially

| CLK              | $Q_3$ | $Q_2$ | $Q_1$ | $Q_0$ |
|------------------|-------|-------|-------|-------|
| <b>Initially</b> | 0     | 0     | 0     | 0     |
| ↓                |       |       |       |       |
| ↓                |       |       |       |       |
| ↓                |       |       |       |       |
| ↓                |       |       |       |       |




**Step 4:** for 1<sup>st</sup> falling edge:




| CLK              | Q <sub>3</sub> | Q <sub>2</sub> | Q <sub>1</sub> | Q <sub>0</sub> |
|------------------|----------------|----------------|----------------|----------------|
| <b>Initially</b> | 0              | 0              | 0              | 0              |
| ↓                | 1              | 0              | 0              | 0              |
| ↓                |                |                |                |                |
| ↓                |                |                |                |                |
| ↓                |                |                |                |                |

**Step 5:** for 2<sup>nd</sup> falling edge:




| CLK              | $Q_3$ | $Q_2$ | $Q_1$ | $Q_0$ |
|------------------|-------|-------|-------|-------|
| <b>Initially</b> | 0     | 0     | 0     | 0     |
| ↓                | 1     | 0     | 0     | 0     |
| ↓                | 1     | 1     | 0     | 0     |
| ↓                |       |       |       |       |
| ↓                |       |       |       |       |

**Step 5:** for 3<sup>rd</sup> falling edge:




| CLK              | $Q_3$ | $Q_2$ | $Q_1$ | $Q_0$ |
|------------------|-------|-------|-------|-------|
| <b>Initially</b> | 0     | 0     | 0     | 0     |
| ↓                | 1     | 0     | 0     | 0     |
| ↓                | 1     | 1     | 0     | 0     |
| ↓                | 1     | 1     | 1     | 0     |
| ↓                |       |       |       |       |

**Step 6:** for 4<sup>th</sup> falling edge:




| CLK              | $Q_3$ | $Q_2$ | $Q_1$ | $Q_0$ |
|------------------|-------|-------|-------|-------|
| <b>Initially</b> | 0     | 0     | 0     | 0     |
| ↓                | 1     | 0     | 0     | 0     |
| ↓                | 1     | 1     | 0     | 0     |
| ↓                | 1     | 1     | 1     | 0     |
| ↓                | 1     | 1     | 1     | 1     |

### Analyses the clock Diagram



## Serial In Parallel Out (SIPO Mode)

⇒ We want to Store “1111” in this Shift Register.



**Step 1:** Identify the **LSB** and **MSB**.


**Step 2:** Draw the D, FF TT:




| CLK | D | $Q_{n+1}$ |
|-----|---|-----------|
| 0   | X | $Q_n$     |
| 1   | 0 | 0         |
| 1   | 1 | 1         |

**Step 3:** Initially

| CLK              | $Q_3$ | $Q_2$ | $Q_1$ | $Q_0$ |
|------------------|-------|-------|-------|-------|
| <b>Initially</b> | 0     | 0     | 0     | 0     |
| ↓                |       |       |       |       |
| ↓                |       |       |       |       |
| ↓                |       |       |       |       |
| ↓                |       |       |       |       |




**Step 4:** for 1<sup>st</sup> falling edge:




| CLK              | $Q_3$ | $Q_2$ | $Q_1$ | $Q_0$ |
|------------------|-------|-------|-------|-------|
| <b>Initially</b> | 0     | 0     | 0     | 0     |
| ↓                | 1     | 0     | 0     | 0     |
| ↓                |       |       |       |       |
| ↓                |       |       |       |       |
| ↓                |       |       |       |       |

**Step 5:** for 2<sup>nd</sup> falling edge:




| CLK              | $Q_3$ | $Q_2$ | $Q_1$ | $Q_0$ |
|------------------|-------|-------|-------|-------|
| <b>Initially</b> | 0     | 0     | 0     | 0     |
| ↓                | 1     | 0     | 0     | 0     |
| ↓                | 1     | 1     | 0     | 0     |
| ↓                |       |       |       |       |
| ↓                |       |       |       |       |

**Step 5:** for 3<sup>rd</sup> falling edge:




| CLK              | $Q_3$ | $Q_2$ | $Q_1$ | $Q_0$ |
|------------------|-------|-------|-------|-------|
| <b>Initially</b> | 0     | 0     | 0     | 0     |
| ↓                | 1     | 0     | 0     | 0     |
| ↓                | 1     | 1     | 0     | 0     |
| ↓                | 1     | 1     | 1     | 0     |
| ↓                |       |       |       |       |

**Step 6:** for 4<sup>th</sup> falling edge:




| CLK              | $Q_3$ | $Q_2$ | $Q_1$ | $Q_0$ |
|------------------|-------|-------|-------|-------|
| <b>Initially</b> | 0     | 0     | 0     | 0     |
| ↓                | 1     | 0     | 0     | 0     |
| ↓                | 1     | 1     | 0     | 0     |
| ↓                | 1     | 1     | 1     | 0     |
| ↓                | 1     | 1     | 1     | 1     |

### Analyses the clock Diagram



## Parallel In Parallel Out (PIPO Mode)


⇒ **Example 1:** We want to Store “1011” in this Shift Register.




**Step 1:** Draw the D, FF TT:

| CLK | D | Q <sub>n+1</sub> |
|-----|---|------------------|
| 0   | X | Q <sub>n</sub>   |
| 1   | 0 | 0                |
| 1   | 1 | 1                |


**Step 2:** Insert the Parallel Inputs:



### Step 3: When CLK is “logic 1”




### Step 4: When CLK is “logic 0”



⇒ Its Hold the Same value since if CLK = 0 then input = Don't care Output is Memory.


⇒ **Example 2:** We want to Store “1000” in this Shift Register.




**Step 1:** Draw the D, FF TT:

| CLK | D | Q <sub>n+1</sub> |
|-----|---|------------------|
| 0   | X | Q <sub>n</sub>   |
| 1   | 0 | 0                |
| 1   | 1 | 1                |


**Step 2:** Insert the Parallel Inputs:



### Step 3: When CLK is “logic 1”




### Step 4: When CLK is “logic 0”



⇒ Its Hold the Same value since if  $\text{CLK} = 0$  then input = Don't care Output is Memory.

## Parallel In Serial Out (PISO Mode)


⇒ The circuit Diagram is:



1. Load Mode
2. Shift Mode


1. How is Load Mode Achieved?

⇒ For that Shift/Load' is = 0



## 2. How is Shift Mode Achieved?


⇒ For that Shift/Load' is = 1



⇒ We want to Store “1011” in this Shift Register.


**Step 1: 1<sup>st</sup> Achieved Load Mode?**

⇒ For that Shift/Load' is = 0




⇒ Step 2: 2<sup>nd</sup> Achieved Shift Mode?

⇒ For that Shift/Load' is = 1




## Bidirectional Shift Register

⇒ The circuit Diagram is:



**Example 1:** Determine the state of the shift register after each clock pulse for the given RIGHT/LEFT control input waveform. Assume  $Q_0=1$ ,  $Q_1=1$ ,  $Q_2=0$ , and  $Q_3=1$  and the serial data input line is LOW.



## Shift Register Counters

- ⇒ A shift register counter is a shift register with its serial output connected to its serial input, creating a specific sequence of states.


There are 2 types:

1. Ring Counter
2. Johnson Counters

**RING  
COUNTER**

## Ring Counter


- » Ring counter is a typical application of shift register
- » The only change is the output of last ff is connected to the input of first ff.



**Note:** NO of State = No. of flip-flops Used in the circuit.


## 4-bit Ring counter

**Step 1: Assume that Initially ORI=0**




| ORI | CLK | $Q_0$ | $Q_1$ | $Q_2$ | $Q_3$ |
|-----|-----|-------|-------|-------|-------|
| 0   | X   | 1     | 0     | 0     | 0     |
| 1   | ↓   |       |       |       |       |
| 1   | ↓   |       |       |       |       |
| 1   | ↓   |       |       |       |       |
| 1   | ↓   |       |       |       |       |

Step 1: Now for 1<sup>st</sup> falling edge & rest of the time that ORI=1:




| ORI | CLK | $Q_0$ | $Q_1$ | $Q_2$ | $Q_3$ |
|-----|-----|-------|-------|-------|-------|
| 0   | X   | 1     | 0     | 0     | 0     |
| 1   | ↓   | 0     | 1     | 0     | 0     |
| 1   | ↓   |       |       |       |       |
| 1   | ↓   |       |       |       |       |
| 1   | ↓   |       |       |       |       |

**Step 2: Now for 2<sup>nd</sup> falling edge:**




| ORI | CLK | Q <sub>0</sub> | Q <sub>1</sub> | Q <sub>2</sub> | Q <sub>3</sub> |
|-----|-----|----------------|----------------|----------------|----------------|
| 0   | X   | 1              | 0              | 0              | 0              |
| 1   | ↓   | 0              | 1              | 0              | 0              |
| 1   | ↓   | 0              | 0              | 1              | 0              |
| 1   | ↓   |                |                |                |                |
| 1   | ↓   |                |                |                |                |

**Step 3: Now for 3<sup>rd</sup> falling edge:**




| ORI | CLK | Q <sub>0</sub> | Q <sub>1</sub> | Q <sub>2</sub> | Q <sub>3</sub> |
|-----|-----|----------------|----------------|----------------|----------------|
| 0   | X   | 1              | 0              | 0              | 0              |
| 1   | ↓   | 0              | 1              | 0              | 0              |
| 1   | ↓   | 0              | 0              | 1              | 0              |
| 1   | ↓   | 0              | 0              | 0              | 1              |
| 1   | ↓   |                |                |                |                |

**Step 4: Now for 4<sup>th</sup> falling edge:**




| ORI | CLK | Q <sub>0</sub> | Q <sub>1</sub> | Q <sub>2</sub> | Q <sub>3</sub> |
|-----|-----|----------------|----------------|----------------|----------------|
| 0   | X   | 1              | 0              | 0              | 0              |
| 1   | ↓   | 0              | 1              | 0              | 0              |
| 1   | ↓   | 0              | 0              | 1              | 0              |
| 1   | ↓   | 0              | 0              | 0              | 1              |
| 1   | ↓   | 1              | 0              | 0              | 0              |

### Analyses the clock Diagram



# 10-bit ring counter


⇒ The circuit Diagram is:



⇒ The 10-bit Ring Counter Sequence is:

| Clock Pulse | $Q_0$ | $Q_1$ | $Q_2$ | $Q_3$ | $Q_4$ | $Q_5$ | $Q_6$ | $Q_7$ | $Q_8$ | $Q_9$ |
|-------------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| 0           | 1     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
| 1           | 0     | 1     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
| 2           | 0     | 0     | 1     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
| 3           | 0     | 0     | 0     | 1     | 0     | 0     | 0     | 0     | 0     | 0     |
| 4           | 0     | 0     | 0     | 0     | 1     | 0     | 0     | 0     | 0     | 0     |
| 5           | 0     | 0     | 0     | 0     | 0     | 1     | 0     | 0     | 0     | 0     |
| 6           | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 0     | 0     | 0     |
| 7           | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 0     | 0     |
| 8           | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 0     |
| 9           | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1     |

## Analyses the clock Diagram




**JOHNSON  
COUNTER**

# Johnson Counter

>> Its also known as Twisted/Switch tail Ring Counter.

>> In a Johnson counter, the complement of the last flip-flop's output connects to the first flip-flop's input, generating a unique sequence. A Johnson counter has  $2N$  states for  $N$  flip-flops (e.g., 4-bit = 8 states, 5-bit = 10 states).


⇒ The circuit Diagram is:



**Note:** NO of State =  $2 * \text{No. of flip-flops Used in the circuit.}$


## 4-bit Johnson counter

**Step 1: Assume that Initially CLR=0**




| CLR | CLK | $Q_0$ | $Q_1$ | $Q_2$ | $Q_3$ |
|-----|-----|-------|-------|-------|-------|
| 0   | X   | 0     | 0     | 0     | 0     |
| 1   | ↓   |       |       |       |       |
| 1   | ↓   |       |       |       |       |
| 1   | ↓   |       |       |       |       |
| 1   | ↓   |       |       |       |       |

Step 1: Now for 1<sup>st</sup> falling edge & rest of the time that CLR=1:




| CLR | CLK | $Q_0$ | $Q_1$ | $Q_2$ | $Q_3$ |
|-----|-----|-------|-------|-------|-------|
| 0   | X   | 0     | 0     | 0     | 0     |
| 1   | ↓   | 1     | 0     | 0     | 0     |
| 1   | ↓   |       |       |       |       |
| 1   | ↓   |       |       |       |       |
| 1   | ↓   |       |       |       |       |

**Step 2: Now for 2<sup>nd</sup> falling edge:**




| CLR | CLK | Q <sub>0</sub> | Q <sub>1</sub> | Q <sub>2</sub> | Q <sub>3</sub> |
|-----|-----|----------------|----------------|----------------|----------------|
| 0   | X   | 0              | 0              | 0              | 0              |
| 1   | ↓   | 1              | 0              | 0              | 0              |
| 1   | ↓   | 1              | 1              | 0              | 0              |
| 1   | ↓   |                |                |                |                |
| 1   | ↓   |                |                |                |                |

**Step 3: Now for 3<sup>rd</sup> falling edge:**




| CLR | CLK | $Q_0$ | $Q_1$ | $Q_2$ | $Q_3$ |
|-----|-----|-------|-------|-------|-------|
| 0   | X   | 0     | 0     | 0     | 0     |
| 1   | ↓   | 1     | 0     | 0     | 0     |
| 1   | ↓   | 1     | 1     | 0     | 0     |
| 1   | ↓   | 1     | 1     | 1     | 0     |
| 1   | ↓   |       |       |       |       |

Step 4: Now for 4<sup>th</sup> falling edge:




| CLR | CLK | $Q_0$ | $Q_1$ | $Q_2$ | $Q_3$ |
|-----|-----|-------|-------|-------|-------|
| 0   | X   | 0     | 0     | 0     | 0     |
| 1   | ↓   | 1     | 0     | 0     | 0     |
| 1   | ↓   | 1     | 1     | 0     | 0     |
| 1   | ↓   | 1     | 1     | 1     | 0     |
| 1   | ↓   | 1     | 1     | 1     | 1     |

**Step 5: Now for 5<sup>th</sup> falling edge:**




| CLR | CLK | Q <sub>0</sub> | Q <sub>1</sub> | Q <sub>2</sub> | Q <sub>3</sub> |
|-----|-----|----------------|----------------|----------------|----------------|
| 0   | X   | 0              | 0              | 0              | 0              |
| 1   | ↓   | 1              | 0              | 0              | 0              |
| 1   | ↓   | 1              | 1              | 0              | 0              |
| 1   | ↓   | 1              | 1              | 1              | 0              |
| 1   | ↓   | 1              | 1              | 1              | 1              |
| 1   | ↓   | 0              | 1              | 1              | 1              |

**Step 6: Now for 6<sup>th</sup> falling edge:**




| CLR | CLK | $Q_0$ | $Q_1$ | $Q_2$ | $Q_3$ |
|-----|-----|-------|-------|-------|-------|
| 0   | X   | 0     | 0     | 0     | 0     |
| 1   | ↓   | 1     | 0     | 0     | 0     |
| 1   | ↓   | 1     | 1     | 0     | 0     |
| 1   | ↓   | 1     | 1     | 1     | 0     |
| 1   | ↓   | 1     | 1     | 1     | 1     |
| 1   | ↓   | 0     | 1     | 1     | 1     |
| 1   | ↓   | 0     | 0     | 1     | 1     |

Step 7: Now for 7<sup>th</sup> falling edge:




| CLR | CLK | $Q_0$ | $Q_1$ | $Q_2$ | $Q_3$ |
|-----|-----|-------|-------|-------|-------|
| 0   | X   | 0     | 0     | 0     | 0     |
| 1   | ↓   | 1     | 0     | 0     | 0     |
| 1   | ↓   | 1     | 1     | 0     | 0     |
| 1   | ↓   | 1     | 1     | 1     | 0     |
| 1   | ↓   | 1     | 1     | 1     | 1     |
| 1   | ↓   | 0     | 1     | 1     | 1     |
| 1   | ↓   | 0     | 0     | 1     | 1     |
| 1   | ↓   | 0     | 0     | 0     | 1     |

**Step 8: Now for 8<sup>th</sup> falling edge:**




| CLR | CLK | $Q_0$ | $Q_1$ | $Q_2$ | $Q_3$ |
|-----|-----|-------|-------|-------|-------|
| 0   | X   | 0     | 0     | 0     | 0     |
| 1   | ↓   | 1     | 0     | 0     | 0     |
| 1   | ↓   | 1     | 1     | 0     | 0     |
| 1   | ↓   | 1     | 1     | 1     | 0     |
| 1   | ↓   | 1     | 1     | 1     | 1     |
| 1   | ↓   | 0     | 1     | 1     | 1     |
| 1   | ↓   | 0     | 0     | 1     | 1     |
| 1   | ↓   | 0     | 0     | 0     | 0     |

### Analyses the clock Diagram



## 5-bit Johnson counter


⇒ The circuit Diagram is:



⇒ The 5-bit Johnson Counter Sequence is:

| Clock Pulse | $Q_0$ | $Q_1$ | $Q_2$ | $Q_3$ | $Q_4$ |
|-------------|-------|-------|-------|-------|-------|
| 0           | 0     | 0     | 0     | 0     | 0 ↙   |
| 1           | 1     | 0     | 0     | 0     | 0     |
| 2           | 1     | 1     | 0     | 0     | 0     |
| 3           | 1     | 1     | 1     | 0     | 0     |
| 4           | 1     | 1     | 1     | 1     | 0     |
| 5           | 1     | 1     | 1     | 1     | 1     |
| 6           | 0     | 1     | 1     | 1     | 1     |
| 7           | 0     | 0     | 1     | 1     | 1     |
| 8           | 0     | 0     | 0     | 1     | 1     |
| 9           | 0     | 0     | 0     | 0     | 1 ↓   |

### Analyses the clock Diagram



# DIGITAL SYSTEM DESIGN WITH FINITE STATE MACHINES (FSM)

# Digital System Design with Finite State Machines (FSM)


➔ **FSM/FSA:** Automata with a finite number of states; executes a predetermined sequence of operations.

- Self-regulating, automatic machine without external assistance.
- Computational model used in hardware/software for designing programs and circuits.
- Terminology:
  - "Finite State Automata (FSA)" in Mathematics/Computer Science.
  - "Finite State Machines (FSM)" in Electronics/Engineering.
- **Applications:**
  - Pattern recognition.
  - Modeling digital circuits.
  - Designing algorithms and programs.
  - Building compilers/interpreters.
  - Language models and machine learning.
- **Purpose:** Automate computational tasks.
- **FSM described by:**
  - Finite states.
  - Finite inputs.
  - State transitions.
  - Initial state.
  - Final state.
- In digital logic: FSMs design control circuits and represent sequential logic circuits.

## FSM Architecture


➔ **FSM Architecture Components:**

- **Present State Register:** Sequential logic.
- **Next State Logic:** Combinational logic.
- **Output Logic:** Combinational logic.



## **Moore vs Mealy FSMs**


- **Moore FSMs:**
  - Outputs depend only on the present state.
  - Produce only Moore outputs.
  - Architecture focuses on state-based output generation.
- **Mealy FSMs:**
  - Produce one or more Mealy outputs.
  - Outputs depend on both the present state and inputs.
  - Architecture includes input-based output generation for faster response.



## **Control-dominated FSMs vs Data-dominated FSMs**


### ⇒ **Control-Dominated Designs Using FSMs:**

- Examples: Signal generators (e.g., traffic light controllers) and stepper motor controllers.
- FSMs manage and control the operation of external devices like LEDs or stepper motors.



⇒ **Data-Dominated Designs Using FSMs:**

- Examples: Microprocessors.
- FSMs control logical and arithmetic operations for computations.
- **Controlled Elements:**
  - Arithmetic and Logic Units (ALU).
  - Storage devices (registers).
  - Data steering circuits (multiplexers and demultiplexers).
- **Control Signals:**
  - ALU\_Control signals, select signals, load/enable signals.
- FSM reads device output states as **status signals** for proper control.
- Computations occur in the **datapath** (data unit), while the FSM functions as the **control unit** to guide and sequence operations correctly.



❖ **Example:**

⇒ **Design an FSM that:**

- Starts in an idle state, generating an **output "Ready"** and evaluating the **input "Go."**
- If "Go" is low, it stays in the idle state.
- If "Go" is high, it generates three outputs (Red, Green, Yellow) consecutively for 3 seconds, 3 seconds, and 1 second, respectively.
- **The clock frequency is 1 Hz.**
- Use binary state encoding.

Show:

1. **FSM architecture**
2. **State chart**
3. **State table**
4. **Logic equations for next states and outputs.**

→ Solution:

⇒ Is given:

$$f = 1\text{Hz}$$

$$\therefore T = \frac{1}{f} = 1\text{s}$$

[that means each State is 1 sec long]

FSM Design:

- **Objective:** The system needs to output "Ready," "Red," "Green," and "Yellow" in a sequence based on a 1 Hz clock.

States & Outputs:


1. **Idle State (State 0):** Outputs "Ready" (only for 1 clock cycle).
2. **Red States (State 1, 2, 3):** Outputs "Red" for 3 clock cycles.
3. **Green States (State 4, 5, 6):** Outputs "Green" for 3 clock cycles.
4. **Yellow State (State 7):** Outputs "Yellow" for 1 clock cycle.

Total States:


- The system **needs 8 states in total** (000 to 111 in binary), since **it has 8 distinct tasks:** 1 for Ready, 3 for Red, 3 for Green, and 1 for Yellow.

(a)

⇒ FSM architecture:




### FSM Block Diagram:



(b)

### ⇒ State chart/State Diagram:



(c)

⇒ State Table:

| Reset | Input | PState |                 |                 | NState          |                 |                 | Outputs         |       |     |       |        |
|-------|-------|--------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-------|-----|-------|--------|
|       |       | Go     | PS <sub>2</sub> | PS <sub>1</sub> | PS <sub>0</sub> | NS <sub>2</sub> | NS <sub>1</sub> | NS <sub>0</sub> | Ready | Red | Green | Yellow |
| 1     | X     | X      | X               | X               | X               | 0               | 0               | 0               | 0     | 0   | 0     | 0      |
| 0     | 0     | 0      | 0               | 0               | 0               | 0               | 0               | 0               | 1     | 0   | 0     | 0      |
|       | 1     |        |                 |                 |                 | 0               | 0               | 1               |       |     |       |        |
| 0     | X     | 0      | 0               | 1               | 0               | 0               | 1               | 0               | 0     | 1   | 0     | 0      |
| 0     | X     | 0      | 1               | 0               | 0               | 0               | 1               | 1               | 0     | 1   | 0     | 0      |
| 0     | X     | 0      | 1               | 1               | 1               | 0               | 0               | 0               | 0     | 1   | 0     | 0      |
| 0     | X     | 1      | 0               | 0               | 1               | 0               | 1               | 0               | 0     | 0   | 1     | 0      |
| 0     | X     | 1      | 0               | 1               | 1               | 1               | 0               | 0               | 0     | 0   | 1     | 0      |
| 0     | X     | 1      | 1               | 0               | 1               | 1               | 1               | 1               | 0     | 0   | 1     | 0      |
| 0     | X     | 1      | 1               | 1               | 0               | 0               | 0               | 1               | 0     | 0   | 0     | 1      |

(d)

⇒ Logic equations for next states and outputs:

→ Let, NState = NS

PState = PS

∴ Equation for NState:

$$\rightarrow NS_0 = \overline{Reset} \cdot (\overline{PS_2} \cdot \overline{PS_1} \cdot \overline{PS_0} \cdot GO + \overline{PS_2} \cdot PS_1 \cdot \overline{PS_0} + PS_2 \cdot \overline{PS_1} \cdot \overline{PS_0} + PS_2 \cdot PS_1 \cdot \overline{PS_0} + PS_2 \cdot PS_1 \cdot PS_0)$$

$$\rightarrow NS_1 = \overline{Reset} \cdot (\overline{PS_2} \cdot \overline{PS_1} \cdot PS_0 + \overline{PS_2} \cdot PS_1 \cdot \overline{PS_0} + PS_2 \cdot \overline{PS_1} \cdot PS_0 + PS_2 \cdot PS_1 \cdot \overline{PS_0})$$

$$\rightarrow NS_1 = \overline{Reset} \cdot (\overline{PS_2} \cdot PS_1 \cdot PS_0 + PS_2 \cdot \overline{PS_1} \cdot \overline{PS_0} + PS_2 \cdot \overline{PS_1} \cdot PS_0 + PS_2 \cdot PS_1 \cdot \overline{PS_0})$$

∴ Equation for Outputs:

$$\rightarrow Ready = \overline{PS_2} \cdot \overline{PS_1} \cdot \overline{PS_0}$$

$$\rightarrow RED = (\overline{PS_2} \cdot \overline{PS_1} \cdot PS_1 + \overline{PS_2} \cdot PS_1 \cdot \overline{PS_0} + \overline{PS_2} \cdot PS_1 \cdot PS_0)$$

$$\rightarrow Green = (PS_2 \cdot \overline{PS_1} \cdot \overline{PS_0} + PS_2 \cdot \overline{PS_1} \cdot PS_0 + PS_2 \cdot PS_1 \cdot \overline{PS_0})$$

$$\rightarrow Yellow = (PS_2 \cdot PS_1 \cdot PS_0)$$

Sub: \_\_\_\_\_

Time: \_\_\_\_\_ Date: / /

# 555  
Timer 0 HC

## $\mu$ 555 Timer IC

⇒ It can be used as a Timer & Counter.


There are three modes of operation:

1' Astable Mode.

2' Monostable Mode.

3' Bistable Mode.

Block Diagram:



## # Astable Multivibrator

⇒ Astable Multivibrator has no stable state.

Both states are Quasi-Stable State. It can be used as a square wave generator.



Astable  
Multivibrator

$V_{out}$




Quasi Stable  
State

## # Block Diagram



## Waveforms of Astable Multivibrator



$$\therefore V_C = V_F + (V_I - V_F) e^{-t/(R_C)}$$

During Charging :-

$$t = T_H, \quad R = R_A + R_B$$

$$\therefore \frac{2}{3} V_{CC} = V_C + \left\{ \left( \frac{1}{3} V_{CC} \right) - V_{CC} \right\} e^{-t/C(R_A+R_B)}$$

$$\Rightarrow -\frac{1}{3} = -\frac{2}{3} e^{T_H/C(R_A+R_B)}$$

$$\Rightarrow \frac{1}{2} = e^{-T_H/C(R_A+R_B)}$$

$$\therefore T_H = 0.693 C_1 (R_A+R_B)$$

If During Discharging:

$$t = T_L, R = R_B$$

$$\therefore \Rightarrow \frac{1}{3} V_{ee} = 0 + \left( \frac{2}{3} V_{ee} - 0 \right) e^{-T_L/C R_B}$$

$$\Rightarrow \frac{1}{2} = e^{-T_L/C R_B}$$

$$\Rightarrow T_L = 0.693 C R_B$$

If the frequency is given:

We know

$$T = T_H + T_L$$

$$\therefore F = \frac{1}{T}$$

$$F = \frac{1}{T_L + T_H}$$

$$= \frac{1}{0.693 C R_B + 0.693 C (R_D + R_A)}$$

$$\therefore F = \frac{1}{0.693 C (R_A + 2 R_B)}$$

~~For Duty Cycle~~

$$D.C = \frac{T_H}{T} = D.C$$

$$\therefore D.C = \frac{T_H \cdot f}{T_H + T_L} = f \cdot T$$

~~problem 11~~

Design a oscillator for a frequency of 200 Hz with duty cycle of 78%. Determine

- (a) Time period.
- (b) High & low time.
- (c)  $R_2$  &  $R_1$  where  $C_1 = C = 100\text{pF}$
- 3) Is given:

$$f = 200 \text{ Hz}$$

$$D.C = 78\% = 0.78$$

(a)

~~we know~~

$$T = \frac{1}{f} = \frac{1}{200} = 5 \times 10^{-3} \text{ sec}$$

Sub:

Day

Time:

Date: / /

(b)

 $\Rightarrow$  We know,

$$D \cdot C = \frac{T_H}{T}$$

$$\begin{aligned} \therefore T_H &= D \cdot C \times T \\ &= 0.78 \times 5 \times 10^{-3} \\ &= 3.9 \text{ ms} \end{aligned}$$

$$T = T_H + T_L$$

$$\begin{aligned} \therefore T_L &= T - T_H \\ &= 5 \text{ ms} - 3.9 \text{ ms} \\ &= 1.1 \text{ ms} \end{aligned}$$

Ans:

(c)

 $\Rightarrow$  We know

$$T_H = 0.603C(R_L + R_2)$$

$$\therefore R_L = \frac{(T_H / 0.603C)}{R_2} - R_2 \quad \text{--- (1)}$$

$$T_L = 0.603C R_2$$

$$\therefore R_2 = \frac{T_L / 0.603C}{R_L}$$

$$= \frac{1.1 \text{ ms}}{0.603 \times 10 \mu\text{F}}$$

$$= 158.73 \Omega$$

$$\left. \begin{array}{l} T_L = 1.1 \text{ ms} \\ C = 10 \mu\text{F} \end{array} \right\}$$

Now, put the value of  $R_2$  in eq (1):-

$$\therefore R_1 = \frac{T_H}{0.693e} - R_2$$

$$= \frac{3.0 \text{ ms}}{0.693 \times 10^{-11}} - 158.73$$


$$= 404.04 \Omega$$

$$\left. \begin{array}{l} T_H = 3.0 \text{ ms} \\ e = 10^{-11} \\ R_2 = 158.73 \end{array} \right\}$$

Ans:-

## # Monostable Multivibrator:-

- Monostable has one stable state and the second state is not stable, it is Quasi stable State.
- Stable State: This state doesn't change. Stable State changes by external trigger.
- Quasi-stable State: This state changes based on the circuit. It changes automatically.





Sub :

Day


Time :

Date : / /

## Block Diagram



## Waveforms of MonoStable Multivibrator



$$\therefore \Rightarrow V_C = V_F + (V_I - V_F) e^{-t/R}$$

~~During Charging:-~~

$$\Rightarrow t = t_H, R = R_A$$

$$\therefore \frac{2}{3} V_{CC} = V_{CC} + (0 - V_{CC}) e^{t_H/R_A C}$$

$$\therefore -\frac{1}{3} V_{CC} = -V_{CC} e^{-t_H/R_A C}$$

$$\Rightarrow 1 \cdot 1 = t_H/C_{PA}$$

$$\therefore \boxed{t_H = 1 \cdot 1 \cdot C_{PA}}$$

~~problem 2:-~~

if the frequency of 400Hz with 70% duty cycle. Determine

(a) Time period.

(b) High time if  $C = 20\text{ nF}$

(c) Value of  $R_A$

Is given:-

$$D.R = 70\% = 0.7$$

$$f = 200 + 200 = 400 \text{ Hz}$$

$$C = 20\text{ nF}$$

Sub: \_\_\_\_\_

Day \_\_\_\_\_

Time: \_\_\_\_\_

Date: / /

(a) $\Rightarrow$  We know  
m o n

$$T = \frac{1}{f} = \frac{1}{400} = 2.5 \text{ ms}$$

Ans:-(b) $\Rightarrow$  We know  
m o n

$$D.C = \frac{T_H}{T}$$

$$\begin{aligned} \therefore T_H &= D.C \times T \\ &= 0.7 \times 2.5 \text{ ms} \\ &= 1.75 \text{ ms} \end{aligned}$$

(c) $\Rightarrow$  We know  
m o n

$$T_H = 1.1 C R_A$$


$$\therefore R_A = \frac{T_H}{1.1 \times 20 \mu F}$$

$$= \frac{1.75 \text{ ms}}{1.1 \times 20 \mu F}$$

$$= 79.54 \Omega$$


# Digital to Analog Conversion (DAC)

## # Binary Weighted DAC



$$\therefore V_{out} = -V_{in} \left( \frac{R_f}{R_i} \right)$$

## # Example: 1!




$$\therefore V_{out} = - \left( \frac{R}{8R} V_0 + \frac{R}{4R} V_1 + \frac{R}{2R} V_2 + \frac{R}{R} V_3 \right)$$

$$\Rightarrow V_o = - \left( \frac{1}{8} V_0 + \frac{1}{4} V_1 + \frac{1}{2} V_2 + \frac{1}{1} V_3 \right)$$

$$\Rightarrow \boxed{V_o = - \left( \frac{V_0}{8} + \frac{V_1}{4} + \frac{V_2}{2} + \frac{V_3}{1} \right)}$$

Exampel 1:



→ Determine the output of the DAE if waveform representing a sequence of 4-bit numbers are applied to the inputs. D<sub>0</sub> is the LSB.

→ Since 4-bit,  
There are 16 combinations.

For: 0001

we know:

$$V_{out} = - \left( \frac{V_{0P}}{R_0} + \frac{V_{1P}}{R_1} + \frac{V_{2P}}{R_2} + \frac{V_{3P}}{R_3} \right) \quad (1)$$

In given:

$$V_0 = 5V \rightarrow (\because 0001)$$

$R_f = 10k$

$$\begin{cases} V_1 = 0 \\ V_2 = 0 \\ V_3 = 0 \end{cases} \quad \begin{cases} R_0 = 200k \\ R_1 = 100k \\ R_2 = 50k \\ R_3 = 25k \end{cases}$$

Sub: \_\_\_\_\_

Day \_\_\_\_\_

Time: / /

Date: / /

Put the values in eq (1)  $\Rightarrow$

~~~~~ ~~~~~ ~~~~~

$$\therefore V_{out} = - \left(\frac{5V \times 10k}{250k} + 0 + 0 \right) = - 0.25V$$

Now, for: 0 0 1 0 :-
~~~~~ ~~~~~ ~~~~~ ~~~~~

$$V_0 = 0, V_1 = 5V, V_2 = 0V, V_3 = 0V$$

$$\begin{aligned} \therefore V_{out} &= - \left( \frac{V_1 \times R_B}{R_1} + 0 + 0 + 0 \right) = \\ &= - \left( \frac{5 \times 10k}{100k} + 0 + 0 + 0 \right) = - 0.5V \end{aligned}$$

Now, for: 0 1 0 0 :-  
~~~~~ ~~~~~ ~~~~~ ~~~~~

$$V_0 = 0, V_1 = 0V, V_2 = 5V, V_3 = 0V$$

$$\therefore V_{out} = - \left(\frac{5 \times 10k}{50k} + 0 + 0 + 0 \right) = - 1V$$

Now, for: 1 0 0 0 :-
~~~~~ ~~~~~ ~~~~~ ~~~~~


$$V_0 = 0, V_1 = 0, V_2 = 0, V_3 = 0.5V$$

$$\therefore V_{out} = - \left( \frac{5 \times 10k}{25k} + 0 + 0 + 0 \right) = - 2V$$

So, Now you know the game,  
 Rest of the Combinations are Similar.


#Data Table:

| D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> | V <sub>out</sub> (V) |
|----------------|----------------|----------------|----------------|----------------------|
| 0              | 0              | 0              | 0              | 0.00                 |
| 0              | 0              | 0              | 1              | -0.25                |
| 0              | 0              | 1              | 0              | -0.50                |
| 0              | 0              | 1              | 1              | -0.75                |
| 0              | 1              | 0              | 0              | -1.00                |
| 0              | 1              | 0              | 1              | -1.25                |
| 0              | 1              | 1              | 0              | -1.50                |
| 0              | 1              | 1              | 1              | -1.75                |
| 1              | 0              | 0              | 0              | -2.00                |
| 1              | 0              | 1              | 0              | -2.25                |
| 1              | 0              | 1              | 1              | -2.50                |
| 1              | 1              | 0              | 0              | -2.75                |
| 1              | 1              | 0              | 1              | -3.00                |
| 1              | 1              | 1              | 0              | -3.25                |
| 1              | 1              | 1              | 1              | -3.50                |
|                |                |                |                | -3.75                |




## # R-2R Ladder DAC

If 3 bit R-2R ladder:



Find the impedance of network



$$R_{eq} = \left( \frac{1}{2R} + \frac{1}{R} \right)^{-1} = R$$

$$R_{eq} = \left( \frac{1}{2R} + \frac{1}{2R} \right)^{-1} = R$$


$$\Rightarrow R_{eq} = \left( \frac{1}{R} + \frac{1}{2R} \right)^{-1} = R$$

Note:- the impedance of network is  $R$ , regardless of number of bits.

Since 3 bit, so there are 8 combinations!

$\Rightarrow$  For:  $D_2 = 1, D_1 = D_0 = 0$


$\Rightarrow$  Redraw the circuit.



$$\therefore R_{Th} = \left( \frac{1}{2R} + \frac{1}{2R} \right)^{-1} = R$$

$$\therefore V_{Th} = V_{D2} \times \left( \frac{2P}{2P+2P} \right) = \frac{V_{D2}}{2}$$


∴ equivalent circuit:



$$\therefore V_o = - \left( \frac{V_{Th} \times R_f}{R_{Th}} \right) = - \left( \frac{V_{D2}}{2} \times \frac{R_f}{R} \right)$$

⇒ For  $D_1 = 1, D_2 = D_0 = 0$  :-

⇒ Redraw the circuit:-





Sub:


Day \_\_\_\_\_  
 Time: \_\_\_\_\_ Date: / /

$$\therefore R_{Th} = \left( \frac{1}{2R} + \frac{1}{2R} \right)^{-1} = R$$

$$\therefore V_{Th} = V_{D2} \times \left( \frac{2R}{2R+2R} \right) = \frac{V_{D2}}{2} \times 1$$



$$\begin{aligned} \therefore V_{Th} &= \left( f + \frac{V_{D2}}{2} \right) \times 2R \\ &= \frac{V_{D2}}{4} \\ R_{Th} &= \left( \frac{1}{2R} + \frac{1}{2R} \right)^{-1} = R \end{aligned}$$



$$\therefore V_o = -\left( \frac{V_{Th} \times R_f}{R} \right) = \left( \frac{V_{D2}}{4} \times \left( \frac{R_f}{R} \right) \right)$$

$\therefore$  For  $D_0 = 1, D_1 = D_2 = 0V$ :

$$V_o = -\left( \frac{V_{D0}}{8} \times \frac{R_f}{R} \right)$$

Sub:

Day

Time :

Date : / /

∴ The generalized eq:-


$$V_o = -\left(\frac{R_f}{R}\right) \times V \left( \frac{D_2}{2} + \frac{D_1}{4} + \frac{D_0}{8} \right)$$

$$\therefore V_o = -V \left( \frac{D_2}{2} + \frac{D_1}{4} + \frac{D_0}{8} \right) \quad (\because R_f = R)$$

∴ Digital data to Analog

| D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> | Analog<br>V <sub>o</sub> |
|----------------|----------------|----------------|--------------------------|
| 0              | 0              | 0              | 0                        |
| 0              | 0              | 1              | -V/8                     |
| 0              | 1              | 0              | -2V/8                    |
| 0              | 1              | 1              | -3V/8                    |
| 1              | 0              | 0              | -4V/8                    |
| 1              | 0              | 1              | -5V/8                    |
| 1              | 1              | 0              | -6V/8                    |
| 1              | 1              | 1              | -7V/8                    |

# Example 1



⇒ Find the value of  $V_o$  for  $D_3 = 1, D_2 = D_1 = D_0 = 0$ .

$$\text{① } D_2 = 1, D_3 = D_1 = D_0 = 0 \text{ (incorrect)}$$

$$\text{② } D_1 = 1, D_3 = D_2 = D_0 = 0$$

$$\text{③ } D_0 = 1, D_3 = D_2 = D_1 = 0$$

⇒ we know:

$$V_o = -\left(\frac{R_f}{R}\right) \left( \frac{-D_3}{2} + \frac{D_2}{4} + \frac{D_1}{8} + \frac{D_0}{16} \right) \times V$$

∴ Now, Case 1:

$$D_3 = 1, D_2 = 0, D_1 = 0, D_0 = 0$$

$$\begin{aligned} \therefore V_o &= -\left(\frac{2R}{R}\right) \times \left(\frac{1}{2}\right) V \\ &= -(2) \times \left(\frac{1}{2}\right) \times 5 \\ &= -5V \end{aligned}$$

hence,

$$V = 5V$$

$$D_3 = 1$$

$$R_f = 2R$$

$$R = P$$

∴ Now Case 2:

$$D_3 = 0, D_2 = 1, D_1 = 0, D_0 = 0$$

Sub:

Day

Time :

Date : / /

$$\therefore V_0 = -\left(\frac{2R}{R}\right) \times \left(\frac{1}{2}\right) \times 5 \\ = -2.5V$$

Since,  
 $D_2 = 1$

Now, Case 3:-

$$D_3 = 0, D_2 = 0, D_1 = 1, D_0 = 0$$

$$\therefore V_0 = -\left(\frac{2R}{R}\right) \times \left(\frac{1}{8}\right) \times 5 \\ = -1.25V$$

Since  
 $D_1 = 1$

Now Case 4:-

$$D_3 = 0, D_2 = 0, D_1 = 0, D_0 = 0$$

$$\therefore V_0 = -\left(\frac{2R}{R}\right) \times \left(-\frac{1}{16} \times 5\right) \\ = -0.625V$$

Since  
 $D_0 = 1$

Sub:

Day

Time:

Date: / /

## # Resolution of DAC

### Resolution of n-bit DAC

$$RDAC = \frac{1}{2^n - 1} \times 100$$

#### # Problem :-

→ Determine the resolution expressed as a percentage of the following :-

(a) An 8-bit DAC

(b) A 12-bit DAC

→ We know:-

$$RDAC = \frac{1}{2^n - 1} \times 100$$

(a)

For 8-bit DAC:-

$$RDAC = \frac{1 \times 100}{2^8 - 1} = 0.302\%$$

(b)

For 12-bit DAC:-

$$RDAC = \frac{1}{2^{12} - 1} \times 100 = 0.0244\%$$


Sub :

Day

|  |  |  |  |  |  |  |  |
|--|--|--|--|--|--|--|--|
|  |  |  |  |  |  |  |  |
|--|--|--|--|--|--|--|--|

Time :

Date : / /



## # Flash ADC

⇒ Flash ADC is faster among all ADC. It takes only one clock cycle to have the conversion.

## # Structure of Flash ADC

⇒ Consist three major components:

1. High speed Comparator [ $2^n - 1$ ]

2. Resistive voltage divider Network [ $2^n$ ]

3. Priority Encoder [ $1$ ]

## # 8 bit Flash ADC

⇒ In given:

$$n = 8.$$

So Need comparator =  $2^n - 1 = 2^3 - 1 = 8 - 1 = 7$

No. of Resistor =  $2^n = 2^3 = 8$


No. of Encoder = 8 to 3 line priority Encoder  
( $\because$  8 bit)

## # Logic Circuit


Input Vin → output of D/A shaper

Vref


Vin



## Example 1:




## Example 2:




### Example 3:

⇒ Determine the binary code output of a **3-bit ADC** for the input signal and **encoder enable pulses shown**. For this example,  $V_{REF} = +8V$




### → Solution:



## # Successive Approximation ADC

⇒ This ADC reduces conversion time and its conversion time does not depends on input analog voltage.


## # Structure of Successive A/D ADC



$$\therefore V_{DAC} = V_{REF} \left[ \frac{a_1}{2} + \frac{a_2}{4} + \frac{a_3}{8} + \frac{a_4}{16} \right]$$

So,

### 3 Bit Structure of Successive A.ADC



$$\therefore V_{DAC} = V_{ref} \left[ \frac{\alpha_1}{2} + \frac{\alpha_2}{4} + \frac{\alpha_3}{8} + \frac{\alpha_4}{16} \right]$$

- It starts by MSB,  $SAR = 1000$
- In next clock pulse, if  $V_{in} > V_{DAC}$  then  $SAR = 1100$
- In next clock, if  $V_{in} < V_{DAC}$  then  $SAR = 0100$  & Continue

# problem 1:

⇒ Construct  $6-3 = 3$  bit analog to digital converter (ADC) using successive approximation method. Show the step wise conversion of an analog signal of  $5.1V$  into 3 bit digital binary value.

⇒ For 1st clk pulse


$$V_{in} < V_{DAC}$$

$$5.1 < 8$$

So, Reset

→ DAC

→ 000000




⇒ For 2nd clk-pulse

$$V_{in} > V_{DAC}$$

$$5.1 > 4V$$

So, keep



Sub:


Day \_\_\_\_\_  
 Time: \_\_\_\_\_ Date: / /

For 3rd clk-pulse

$V_{in} < V_{DAC}$

$$5 \cdot 1 < 6$$

SQ Reset



For 4th clk-pulse

$V_{in} = V_{DAC}$

$$5 \cdot 1 = 5$$

SQ After 4 clk pulse

All bits are tested, & the  
Digital binary for  $5 \cdot 1 = 1010$ ,  
representing the 5V.

