




EMBEDDED SYSTEM DESIGN Hierarchical State Machines

Doan Duy, Ph. D.


Email: <u>duyd@uit.edu.vn</u>





Recall Synchronous Composition:



outputs: a, b (pure)









Synchronous composition





Recall Asynchronous Composition:



outputs: a, b (pure)







Asynchronous composition with interleaving semantics



Recall program that does something for 2 seconds, then stops

```
volatile uint timerCount = 0;
void ISR(void) {
  ... disable interrupts
  if(timerCount != 0) {
    timerCount--;
  ... enable interrupts
int main(void) {
  // initialization code
  SysTickIntRegister (&ISR);
  SysTickEnable();
  ... // other init
  timerCount = 2000;
  while(timerCount != 0) {
    ... code to run for 2 seconds
```



Position in the program is part of the state

```
volatile uint timerCount = 0;
  void ISR (void) {
D → ... disable interrupts
if (timerCount != 0) {
E → timerCount--;
      ... enable interrupts
  int main (void)
      // initialization code
      SysTickIntRegister(&ISR);
      SysTickEnable();
A 

... // other init
timerCount = 2000;
B \rightarrow \text{while}(\text{timerCount } != 0)  {
       ... code to run for 2 seconds
  ... whatever comes next
```

A key question: Assuming interrupt can occur infinitely often, is position C always reached?





State machine model

```
volatile uint timerCount = 0;
  void ISR(void)
     ... disable interrupts
  \rightarrow if (timerCount != \overline{0}) {
      timerCount--;
     ... enable interrupts
  int main(void)
     // initialization code
     SysTickIntRegister(&ISR);
     ... // other init
A → timerCount = 2000;
    while(timerCount != 0) {
B \rightarrow \dots code to run for 2 seconds
C ;→whatever comes next
```

variables: timerCount: uint

input: assert: pure
output: return: pure






Is asynchronous composition the right thing to do here?





Asynchronous composition




variables: timerCount: uint

input: assert: pure
output: return: pure







This has transitions that will not occur in practice, such as A,D to B,D. Interrupts have priority over application code.



Asynchronous vs Synchronous Composition

```
volatile uint timerCount = 0;
void ISR(void) {
    ... disable interrupts
    if(timerCount != 0) {
        timerCount--;
    }
    ... enable interrupts
}
int main(void) {
    // initialization code
    SysTickIntRegister(&ISR);
    ... // other init
    timerCount = 2000;
    while(timerCount != 0) {
        ... code to run for 2 seconds
    }
}
```

Is synchronous composition the right model for this?



Asynchronous vs Synchronous Composition

```
volatile uint timerCount = 0;
void ISR(void) {
    ... disable interrupts
    if(timerCount != 0) {
        timerCount--;
    }
    ... enable interrupts
}
int main(void) {
    // initialization code
    SysTickIntRegister(&ISR);
    ... // other init
    timerCount = 2000;
    while(timerCount != 0) {
        ... code to run for 2 seconds
    }
}
```

Is synchronous composition the right model for this?

Is asynchronous composition (with interleaving semantics) the right model for this?

Answer: no to both.




Modeling an interrupt controller

■FSM model of a single interrupt handler in an interrupt controller:


input: assert, deassert, handle, return: pure

output: acknowledge






Modeling an interrupt controller



```
int main(void) {
    // initialization code
    SysTickIntRegister(&ISR);
    ... // other init
    timerCount = 2000;
    while(timerCount != 0) {
        ... code to run for 2 seconds
    }
}
```

Note that states can share refinements.






Reaction:


- 1. First, the refinement of the current state (if any) reacts.
- 2. Then the top-level machine reacts.

If both produce outputs, they are required to not conflict. The two steps are part of the same reaction.

[Statecharts, David Harel, 1987]









Example trace:





Simultaneous transitions can produce multiple outputs. These are required to not conflict.





A history transition implies that when a state with a refinement is left, it is nonetheless necessary to remember the state of the refinement.





Equivalent Flattened State Machine

- Every hierarchical state machine can be transformed into an equivalent "flat" state machine.
- This transformation can cause the state space to blow up substantially.



Flattening the state machine (assuming history transitions):






A history transition implies that when a state with a refinement is left, it is nonetheless necessary to remember the state of the refinement. Hence A,C and A,D.




Hierarchical State Machines with Reset Transitions




A reset transition implies that when a state with a refinement is left, you can forget the state of the refinement.



Flattening the state machine (assuming reset transitions):






A reset transition implies that when a state with a refinement is left, it is not necessary to remember the state of the refinement. Hence there are fewer states.



Preemptive Transitions






Summary of Key Concepts

- States can have refinements (other modal models)
 - OR states
 - AND states
- ■Different types of transitions:
 - History
 - Reset
 - Preemptive



Modeling an interrupt controller




```
int main(void) {
    // initialization code
    SysTickIntRegister(&ISR);
    ... // other init
    timerCount = 2000;
    while(timerCount != 0) {
        ... code to run for 2 seconds
    }
}
```

Note that states can share refinements.



Simplified interrupt controller

This abstraction assumes that an interrupt is always handled immediately upon being asserted:






Hierarchical interrupt controller


This model assumes further that interrupts are disabled in the ISR:


variables: timerCount: uint
input: assert: pure, return: pure

output: return: pure

A key question: Assuming interrupt can occur infinitely often, is state C always reached?









Hierarchical interrupt controller


This model assumes interrupts are disabled in the ISR:


variables: timerCount: uint input: assert: pure, return: pure


output: return: pure

Reset, preemptive transition

History transition











Hierarchical composition to model interrupts




 $timerCount \neq 0 /$ timerCount := 2000 timerCount = 0 /




Examining this composition machine, it is clear that C is not necessarily reached if the interrupt occurs infinitely often. If assert is present on every reaction, C is never reached.



Hierarchical composition to model interrupts



 $timerCount \neq 0 /$ $A \qquad B \qquad C$ timerCount := 2000 timerCount = 0 /



Under what assumptions/model of "assert" would C be reached?




Communicating FSMs

- In this ISR example our FSM models of the main program and the ISR communicate via shared variables and the FSMs are composed asynchronously.
- There are other alternatives for concurrent composition (see Chapter 6 of Lee & Seshia).



Hierarchical FSMs + Synchronous Composition: Statecharts

- Modeling with
- O Hierarchy (OR states)
- Synchronous composition (AND states)
- O Broadcast (for communication)



Example due to Reinhard von Hanxleden



- OComposition enables building complex systems from simpler ones.
- OHierarchical FSMs enable compact representations of large state machines.
- These can be converted to single flat FSMs, but the resulting FSMs are quite complex and difficult to analyze by hand.
- Algorithmic techniques are needed to analyze large state spaces (e.g., *reachability analysis* and *model checking*, see Chapter 13 of Lee & Seshia).





Q&A

