Date _____Page Ol

20234757053

Name: SRADHA KEDIA Date and time: 30/03/2021, 9:30 AM to 12:30 AM Examination Roll no: 20234757053 Name of the Programme: MCA Unique Paper Code: 223401104 Email ID: 200083@cs.du.ac.in Mobile no : 8840 502121 Total no of pages: 05

In the circuit, we used 4 rigisters namely A, B, CAD 03

Toi- Hate Buffer: it is a simple gate which acts as a switch if the contral signal passed to it is I, it out as a closed if the contral signal passed to it is I, it out as a closed circuit and if signal is o it act as an open circuit.

for 4 register each of 4 bit we need 16 tri-state buffer one for each bit.

the output lines of decoder are connected to all 4 output bits of A register so that the control signal of the state

for eg 1st sutput lines are connected to the control signal of the true state buffers

for eg-1st output lines are consected to all 4 output lists of A register so that when it is on register A's data is passed to the Bus. Similarly, second output lines is connected to all 4 outputs bit of B register & 3rd to c and 440 D.

here, when we say output lines we are reffering to the output lines of decoder.

selection lines SoAS, are used to select one register.

