

B. TECH.
(SEM-III) ODD SEMESTER EXAMINATION 2018-19
DIGITAL LOGIC DESIGN

Time: 3.0 Hours

Maximum Marks: 70

Note: Attempt all questions. All questions carry equal marks.

Q.1. Attempt all parts of the following:-

(3.5x4=14)

- (a) (i) What is the exact number of bytes in a system that contains 32K bytes and 64M bytes.
 (ii) Convert the following numbers with the indicated bases to decimal: $(4310)_5$, $(198)_{12}$.
 ADD and Multiply without converting them into decimal: hexadecimal 2E and 34.
- (b) Draw a NAND logic diagram that implements the complement of the following function:
 $F(A, B, C, D) = \sum(0, 1, 2, 3, 6, 10, 11, 14)$
- (c) Write first 20 numbers in radix-5. Convert the following to the other canonical form:-
 $F(x, y, z) = \sum(1, 3, 5)$

Gray Code

OR

What is a reflected code? Write about reflected codes by giving examples. Also obtain 9's and 10's complement of the following decimal numbers 09900, 10000, 00000.

(d)

The Hamming code 010110110 is received at the receiving end. Correct the received data if there is any error.

OR

Realize Ex-OR gate operation with minimal number of NAND gates.

Q.2. Attempt all parts of the following:-

- (a) (i) Implement the following using a multiplexer $F(w, x, y, z) = \sum m(0, 1, 2, 3, 4, 9, 13, 14, 15)$.
 (ii) Draw the logic diagram of 8:1 MUX with active low enable input using NAND gates.
- (b) Implement the following using a decoder $F(A, B, C, D) = \sum(0, 1, 4, 7, 9, 12, 14)$.


OR

Realize a combinational logic circuit for converting a BCD number to a seven segment display.

Q.3. Attempt all parts of the following:

(7x2=14)


- (a) The content of a 4-bit register is initially 1101. The register is shifted six times to the right with the serial input being 101101. What is the content of the register after each shift?



OR

Draw the logic diagram of a four bit binary ripple counter and explain its operation.

- (b) Explain the working of serial in parallel out shift register with logic diagram and waveforms.



Q.4. Attempt all parts of the following:

(7x2=14)

- (a) An asynchronous sequential circuit has two internal states and one output. The excitation and output functions describing the circuit are as follows:

$$Y_1 = x_1x_2 + x_1y_2 + x_2y_1$$

$$Y_2 = x_2 + x_1y_1y_2 + x_1y_1$$

$$Z = x_2 + y_1$$

- Draw the logic diagram of the circuit.
- Derive the transition table and output map.
- Obtain a flow table for the circuit.

- (b) Merge each of the primitive flow tables shown in Fig.(a) Proceed as follows:

10	$\begin{smallmatrix} - \\ - \end{smallmatrix}$	$\begin{smallmatrix} - \\ - \end{smallmatrix}$	$\begin{smallmatrix} - \\ - \end{smallmatrix}$	$\begin{smallmatrix} - \\ - \end{smallmatrix}$	$\begin{smallmatrix} 0 \\ 0 \end{smallmatrix}$	$\begin{smallmatrix} - \\ - \end{smallmatrix}$	$\begin{smallmatrix} - \\ - \end{smallmatrix}$	$\begin{smallmatrix} 0 \\ 0 \end{smallmatrix}$
11	$\begin{smallmatrix} - \\ - \end{smallmatrix}$	$\begin{smallmatrix} - \\ - \end{smallmatrix}$	$\begin{smallmatrix} 0 \\ 0 \end{smallmatrix}$	$\begin{smallmatrix} - \\ - \end{smallmatrix}$	$\begin{smallmatrix} - \\ - \end{smallmatrix}$	$\begin{smallmatrix} 0 \\ 0 \end{smallmatrix}$	$\begin{smallmatrix} - \\ - \end{smallmatrix}$	$\begin{smallmatrix} - \\ - \end{smallmatrix}$
01	$\begin{smallmatrix} - \\ - \end{smallmatrix}$	$\begin{smallmatrix} 0 \\ 0 \end{smallmatrix}$	$\begin{smallmatrix} - \\ - \end{smallmatrix}$	$\begin{smallmatrix} 1 \\ 1 \end{smallmatrix}$	$\begin{smallmatrix} - \\ - \end{smallmatrix}$	$\begin{smallmatrix} - \\ - \end{smallmatrix}$	$\begin{smallmatrix} 0 \\ 0 \end{smallmatrix}$	$\begin{smallmatrix} - \\ - \end{smallmatrix}$
00	$\begin{smallmatrix} 0 \\ 0 \end{smallmatrix}$	$\begin{smallmatrix} - \\ - \end{smallmatrix}$	$\begin{smallmatrix} - \\ - \end{smallmatrix}$	$\begin{smallmatrix} - \\ - \end{smallmatrix}$	$\begin{smallmatrix} - \\ - \end{smallmatrix}$	$\begin{smallmatrix} - \\ - \end{smallmatrix}$	$\begin{smallmatrix} - \\ - \end{smallmatrix}$	$\begin{smallmatrix} - \\ - \end{smallmatrix}$
	a	b	c	d	e	f	g	h

- Find all compatible pairs by means of an implication table.
- Find the maximal compatibles by means of a merger diagram.
- Find a minimal set of compatibles that covers all the states and is closed.

OR

Design a circuit that has no static hazards and implements the Boolean function as given below:

$$F(w, x, y, z) = \sum(0, 2, 6, 8, 10, 12)$$

Q.5. Attempt all parts of the following:

(7x2=14)

- (a) Draw an inverter circuit using a BJT and Explain it's working using numerical values of $R_C = 1K\Omega$, $R_B = 22K\Omega$, $h_{FE} = 50$, $V_{CC} = 5V$, $V_H = 5V$ and $V_L = 0.2V$.

- (b) Write all the characteristics of digital logic families with diagrams.

Fan in Fan out, Power dissipation, Propagation delay, Noise margin

OR

- (i) Classify the various types of semiconductor memories in short.

→ RAM, ROM, PROM, EEPROM

- (ii) Implement the following function with a PLA:

$$F = \sum(0, 5, 6, 7)$$

$$F = A'B'1 + AB + AC$$

0000
0001

1-(a) (i) $32 \times 1024 \text{ byte} = 32768 \text{ bytes}$

$64 \times 1024 \times 1024 \text{ byte} = 67,100,000 \text{ bytes}$

(ii) $(4310)_5 = 4 \times 5^3 + 3 \times 5^2 + 1 \times 5^1 + 0 \times 5^0$
 $= 4 \times 125 + 3 \times 25 + 5 + 1 = 580$


$(198)_{12} = 1 \times 12^2 + 9 \times 12^1 + 8 \times 12^0 = 144 + 108 + 8 = 260$

$\begin{array}{r} 2E \\ 24 \\ \hline 62 \end{array}$ Hexadecimal

$\begin{array}{r} 2E \\ \times 34 \\ \hline 472 \text{ ME} \\ 372 \text{ 3xE} \\ \hline 958 \end{array}$


(b) $F(A, B, C, D) = \sum (0, 1, 2, 3, 6, 10, 11, 14)$

CD \ AB	00	01	11	10
00	0	1	2	3
01	4	5	7	6
11	12	13	15	14
10	8	9	11	10




$F = \bar{A}\bar{B} + CD + \bar{B}C$

$\bar{F} = (\bar{A}\bar{B} + CD + \bar{B}C)' = (A+B) \cdot (C+\bar{D}) \cdot (B+\bar{C})$



invert -OR



(c)

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	decimal
0	1	2	3	4	10	11	12	13	14	20	21	22	23	24	30	31	32	33	34	40	Base-5 (radix 5)

$$F(x, y, z) = \sum (1, 3, 5)$$

$$= \pi [0, 1, 2, 4, 6, 17]$$

Reflected: It is same as gray code.

0000 $\xrightarrow{\text{gray}}$ 0000
 0001 $\xrightarrow{\text{gray}}$ 0001
 0010 $\xrightarrow{\text{gray}}$ 0011
 0011 $\xrightarrow{\text{gray}}$ 0010

$$\begin{array}{r} 99999 \\ - 09900 \\ \hline 90099 \end{array}$$

$$\begin{array}{r} 99999 \\ 10000 \\ \hline 09999 \end{array}$$

$$\begin{array}{r} 99999 \\ 00000 \\ \hline 99999 \end{array}$$

[9150000]

$$\begin{array}{r} 90099 \\ + 1 \\ \hline \end{array}$$

$$\begin{array}{r} 90100 \end{array}$$


$$\begin{array}{r} 09999 \\ + 1 \\ \hline \end{array}$$

$$\begin{array}{r} 90000 \end{array}$$

$$\begin{array}{r} 99999 \\ + 1 \\ \hline \end{array}$$


$$\begin{array}{r} 100000 \end{array}$$

(d) Hamming code




2-(a) $F(w, x, y, z) = \sum m(0, 1, 2, 3, 4, 9, 13, 14, 15)$

Method - I



Method - II


	I ₀	I ₁	I ₂	I ₃	I ₄	I ₅	I ₆	I ₇
\bar{z}	0	2	4	6	8	10	12	14
z	1	3	5	7	9	11	13	15
	1	1	2	0	2	0	2	1



2(ii)


E	S ₂	S ₁	S ₀	Y
0	0	0	0	I ₀
0	0	0	1	I ₁
0	0	1	0	I ₂
0	0	1	1	I ₃
0	1	0	0	I ₄
0	1	0	1	I ₅
0	1	1	0	I ₆
0	1	1	1	I ₇

$$Y = \bar{E}I_0 \bar{S}_2 \bar{S}_1 \bar{S}_0 + \bar{E}I_1 \bar{S}_2 \bar{S}_1 S_0 + \bar{E}I_2 \bar{S}_2 S_1 \bar{S}_0 + \bar{E}I_3 \bar{S}_2 S_1 S_0 + \bar{E}I_4 S_2 \bar{S}_1 \bar{S}_0 + \bar{E}I_5 S_2 \bar{S}_1 S_0 + \bar{E}I_6 S_2 S_1 \bar{S}_0 + \bar{E}I_7 S_2 S_1 S_0$$



Q.2 (b)


$$F(A, B, C, D) = \Sigma(0, 1, 4, 7, 9, 12, 14)$$



OR

BCD to 7 Segment display

Digit	BCD input	a	b	c	d	e	f	g
0	0000	1	1	1	1	1	1	0
1	0001	0	1	1	0	0	0	0
2	0010	1	1	0	1	1	0	1
3	0011	1	1	1	1	0	0	1
4	0100	0	1	1	0	0	1	1
5	0101	1	0	1	1	0	1	1
6	0110	1	0	1	1	1	1	1
7	0111	1	1	1	0	0	0	0
8	1000	1	1	1	1	1	1	1
9	1001	1	1	1	1	0	1	1



Seven segment display

K-map simplification:

AB \ CD	00	01	11	10
00	1		1	1
01		1		1
11	X	X	X	X
10	1	1	X	X


$$a = A + C + BD + B'D'$$

AB \ CD	00	01	11	10
00	1	1	1	1
01	1		1	
11	X	X	X	X
10	1	1	X	X


$$b = B' + C'D' + CD$$

AB \ CD	00	01	11	10
00	1	1	1	
01	1	1	1	1
11	X	X	X	X
10	1	1	X	X


$$c = B + C' + D$$




$$d = B'D' + CD' + BCD + B'C + A$$




$$e = B'D' + CD'$$



$$f = C'D' + BC' + A + BD'$$




$$g = A + BC' + B'C + CD'$$




"Ckt diagram of Seven segment"

3-(a)



"DR"


b)



"4-bit Ripple Counter"

Clock	Q ₃	Q ₂	Q ₁	Q ₀
Initially	0	0	0	0
1st	0	0	0	1
2nd	0	0	0	0
3rd	0	0	1	1
4th	0	1	0	0
5th	0	1	0	1
6th	0	1	1	0
7th	0	1	1	1
8th	1	0	0	0
9th	1	0	0	1

Clock	Q ₃	Q ₂	Q ₁	Q ₀
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1
12	1	1	0	0
13	1	1	0	1
14	1	1	1	0
15	1	1	1	1



* In n-bit SIPO register, to provide n-bit data serially in, it requires n clock pulse.

* To provide parallel output no clock pulse is required.

[+] $Y_1 = x_1 x_2 + x_1 y_2' + x_2' y_1$

$Y_2 = x_2 + x_1 y_1' y_2 + x_1' y_1$

$Z = x_2 + y_1$

Σ for

2 + 3

2

$y_1 y_2 x_1 x_2$	$x_1 x_2$	$x_1 y_2'$	$x_2' y_1$	Y_1	x_2	$y_1' y_2$	$x_1 y_1' y_2$	$x_1' y_1$	Y_2	Z
0000	0	0	0	0	0	0	0	0	0	0
0001	0	0	0	0	1	0	0	0	1	1
0010	0	1	0	1	0	0	0	0	0	0
0011	1	1	0	1	1	0	0	0	1	1
0100	0	0	0	0	0	1	0	0	0	0
0101	0	0	0	0	1	1	0	0	1	1
0110	0	0	0	0	0	1	1	0	1	0
0111	1	0	0	1	1	1	1	0	1	1
1000	0	0	1	1	0	0	0	1	1	1
1001	0	0	0	0	1	0	0	1	1	1
1010	0	1	1	1	0	0	0	0	1	1
1011	1	1	0	1	1	0	0	0	1	1
1100	0	0	1	1	0	0	0	1	1	1
1101	0	0	0	0	1	0	0	1	1	1
1110	0	0	1	1	0	0	0	0	0	1
1111	1	0	0	1	1	0	0	0	1	1

⑥

$y_1 y_2$	00	01	11	10
00	00	01	11	10
01	00	01	11	01
11	11	01	11	10
10	11	01	11	10

Transition table

$y_1 y_2$	0	1	1	0
0	0	1	1	0
0	0	1	1	0
1	1	1	1	1
1	1	1	1	1

Map for output

$y_1 y_2$	00	01	11	10
00	a, 0	b, 1	c, 1	d, 0
01	a, 0	b, 1	c, 1	b, 0
11	c, 1	b, 1	c, 1	d, 1
10	c, 1	b, 1	c, 1	d, 1

⑦ Flow table

4-[6]

a	a, 0	b, -	- , -	e, -
b	a, -	a, 0	c, -	- , -
c	- , -	d, -	a, 0	h, -
d	a, -	a, 1	- , -	- , -
e	a, -	- , -	f, -	a, 0
f	- , -	g, -	f, 0	h, -
g	a, -	a, 0	- , -	- , -
h	a, -	- , -	- , -	a, 0

b	✓					
c	b, d x	b, d x				
d	b, d x	x	✓			
e	✓	c, f x	c, f x	✓		
f	b, g x	b, g x	d, g x	d, g x	g, h x	
g	b, g x	b, g x	d, g x	x	✓	✓
h	e, h x	✓	✓	✓	e, h x	✓
	a	b	c	d	e	f


(i) The Compatible pairs are:

(a, b), (a, e), (b, h), (c, d), (c, h), (d, e), (d, h), (e, g), (f, h), (g, h), (g, e).

(ii) Maximal compatible pairs are:

(f, g, h), (c, d, h), (a, b),
(a, e) or (d, e)

(iii) (a, b) (c, d) (e, f, g, h)



Q-Page

OR

$$F(w, x, y, z) = \sum (0, 2, 6, 8, 10, 12)$$

wx \ yz	00	01	11	10
00	0	1	3	2
01	4	5	7	6
11	12	13	15	14
10	8	9	11	10

$$F = \bar{x} \bar{z} + \bar{w} y \bar{z} + w \bar{y} \bar{z}$$

There is no static hazard.


[5] $R_C = 1k\Omega$
 $R_B = 22k\Omega$

$$h_{FE} = 50$$

$$V_{CC} = 5V$$

$$V_H = 5V$$

$$V_L = 0.2V$$



Case (i)

$$V_i = L = 0.2V$$

then $V_{BE} < 0.6V$ therefore transistor is cutoff. The collector emitter circuit behaves like an open circuit, so output

$$\text{Voltage } V_o = 5V = H$$

Case (ii)

$V_i = H = 5V$, we infer that $V_{BE} > 0.6V$ assuming that $V_{BE} = 0.7V$, we calculate

$$I_B = \frac{V_i - V_{BE}}{R_B} = \frac{5 - 0.7}{22k\Omega} = 0.195mA$$

$V_{CE} = 0.2V$ (assume), the maximum collector

$$\text{Current } I_{CS} = \frac{V_{CC} - 0.2}{R_C} = \frac{5 - 0.2}{1k\Omega} = 4.8mA$$

$$\text{Thus } I_B \geq \frac{I_{CS}}{h_{FE}}$$

$$0.195 \geq \frac{4.8}{50}$$

$$0.195 \geq 0.096mA$$

* Thus transistor is saturated and output voltage $V_o = V_{CE} = 0.2V$ thus the circuit behaved as an inverter.

9

Page - (3)

5(b) Fan-in and Fan-out, Power dissipation, Propagation delay, Noise margin, Figure of merit.

Power dissipation - The power dissipated per logic gate.

Propagation delay - Time required to get the output when input is given.

Fanout - It is the maximum number of logic gates that can be driven by logic gate output without affecting its operation.

$$\text{Figure of merit} = \text{Power dissipation} \times \text{Propagation delay} \\ = P_{\text{diss}} \times t_{pd}$$

Noise margin - It is the maximum noise voltage that can be added to a logic gate input which will not affect the output.

Types of semiconductor memories.

RAM

ROM

PROM

6 EPROM

2 EEPROM

ii) $F = \sum (0, 5, 6, 7)$

BC	00	01	11	10
A				
0	0	1	3	2
1	4	5	7	6

$$F = \bar{A}\bar{B}\bar{C} + A\bar{C} + AB$$

Page - (10)

