

UNIT - III

CLOCKS AND FLIP-FLOPS

1 Calculate the time period for a system that uses

(i) 200 KHz clock

(ii) 1 MHz clock

$$\rightarrow (i) T = \frac{1}{f}$$

$$= \frac{1}{200 \times 10^3}$$

$$= 0.5 \times 10^{-5}$$

$$= 5 \times 10^{-6}$$

$$= 5 \mu \text{sec}$$

$$= 5 \mu \text{sec}$$


$$(ii) T = \frac{1}{1 \times 10^6}$$


$$= 10^{-6} \text{ sec}$$

$$= 1 \mu \text{sec}$$

$$= 1 \mu \text{sec}$$

BASIC SR LATCH USING NAND





Inputs

Outputs

S R

 Q_{n+1} (

0 0

 Q_n (No change)

0 1

0 (Reset)

1 0


1 (Set)

1 1

? (Forbidden)


SR flip-flop

Latch + clock = flip-flop.





Inputs			Output	
clk	S	R	Q_{n+1}	
0	x	x	Q_n	
1	0	0	Q_n	(No change)
1	0	1	0	(Reset)
1	1	0	1	(set)
1	1	1	?	(forbidden)



ASYNCHRONOUS INPUTS PRESET & CLEAR



Inputs					Outputs	
clk	Pr	Cr	S	R	Q_{n+1}	
x	0	1	x	x	1	(Preset)
x	1	0	x	x	0	(Clear)
x	0	0	x	x		
x	1	1	x	x		Invalid


JK FLIP - FLOP





CLK	S	R	J	K	Q_{n+1}
1	0	0	0	0	Q_n
1	0	1	0	1	0
1	1	0	1	0	1
1	1	1	1	1	? / \bar{Q}_n


D (b/f) [Delay]



Input		Output
CLK	D	Q_{n+1}
0	x	Q_n
1	0	0
1	1	1

$\therefore Q_{n+1} = D$

T f/f [Toggle]



Inputs		Output
CLK	T	Q_{n+1}
0	x	Q_n
1	0	Q_n
1	1	$\overline{Q_n}$

Note

SR flip/flop can not be used to [design] obtain T f/f because of forbidden state $[S=R=1]$

CHARACTERISTIC EQUATIONS

①

S	R	Q_{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	?

$Q_n \backslash SR$	00	01	11	10
0	0	0	x	1
1	1	0	x	1

$Q_{n+1} = S + Q_n \overline{R}$

② JK f/b

J	K	Q_{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	\bar{Q}_n

$Q_n \backslash SR$	00	01	11	10
0	0	0	1	1
1	1	0	0	1

$$Q_{n+1} = \bar{Q}_n J + Q_n \bar{K}$$

③ D f/b

D	Q_{n+1}
0	0
1	1

$Q_n \backslash D$	0	1
0	0	1
1	0	1

$$Q_{n+1} = D$$

④ T f/b

T	Q_{n+1}
0	Q_n
1	\bar{Q}_n

$Q_n \backslash T$	0	1
0	0	1
1	1	0

$$Q_{n+1} = \bar{Q}_n T + Q_n \bar{T}$$

$$Q_{n+1} = Q_n \oplus T$$

EXCITATION TABLE

$Q_n \rightarrow Q_{n+1}$	S	R	J	K	D	T
0 → 0	0	x	0	x	0	0
0 → 1	1	0	1	x	1	1
1 → 0	0	1	x	1	0	1
1 → 1	x	0	x	0	1	0

- Convert SR f/f into JK f/f

$Q_n \rightarrow Q_{n+1}$		Available		Required	
		S	R	J	K
0	0	0	x	0	x
0	1	1	x	1	x
1	0	0	1	x	1
1	1	x	0	x	0

K-Map for S


$Q_n \backslash JK$	00	01	11	10
0	0	0	1	1
1	x	0	0	x

$$S = \bar{Q}_n J$$

K-Map for R

$Q_n \backslash JK$	00	01	11	10
0	x	x	0	0
1	0	1	1	0

$$R = Q_n K$$



- Convert JK b/f into D b/f

$Q_n \rightarrow Q_{n+1}$	J	K	D
0 0	0	X	0
0 1	1	X	1
1 0	X	1	0
1 1	X	0	1

K-Map for J


$Q_n \backslash Q$	0	1
0	0	1
1	X	X

$$J = D$$

K-Map for K

$Q_n \backslash Q$	0	1
0	X	X
1	1	0

$$J = \overline{D}$$



ANALYSIS OF SEQUENTIAL CIRCUITS

DIFFERENCE BETWEEN COMBINATIONAL CIRCUITS AND SEQUENTIAL CIRCUIT

COMBINATIONAL CIRCUIT

SEQUENTIAL CIRCUIT

- | | |
|--|--|
| 1. Output depends on combination input variable | 1. The Output depends not only on the input variables but also on the present state of the circuit |
| 2. Memory unit is not required.
Ex = Parallel Adder | 2. Memory unit is required to store the previous state.
Ex Serial Adder. |
| 3. Execution is faster | 3. Execution is slower. |
| 4. Design is simple | 4. Design is complicated |

SHIFT REGISTERS


• SISO • SIPO • PISO • PIPO

S-Serial p-Parallel I-In O-Out

UNIT-VI


4-bit register (right shift register) $2^n + 1$ CLK pulse

• SISO



Gr	P _r	CLK	Serial Input (D_3)	Serial Output
			D_3	Q_3 Q_2 Q_1 Q_0
0	1	x	x	0 0 0 0
1	1	1	1 [LSB]	1 0 0 0
1	1	2	0	1 1 0 0
1	1	3	1	0 1 1 0
1	1	4	1 [MSB]	1 0 1 1
1	1	5	x	x 1 0 1
1	1	6	x	x x 1 0
1	1	7	x	x x x 1 MSB

SIPO n clk pulses




DATA = 1011


Cr	Pr	CLK	Serial i/p (D ₃)	Parallel o/p Q ₃ Q ₂ Q ₁ Q ₀
0	1	x	x	0 0 0 0
1	1	1	1 [LSB]	1 0 0 0
1	1	2	1	1 1 0 0
1	1	3	0	0 1 1 0
1	1	4	1 [MSB]	1 0 1 1

PIPO


Cr	Pr	CLK	Parallel i/p D ₃ D ₂ D ₁ D ₀	Parallel o/p Q ₃ Q ₂ Q ₁ Q ₀ (clear)
0	1	x	x x x x	0 0 0 0
1	1	1	1 0 1 1	1 0 1 1



• PISO



Inputs							Outputs			
Pr	Cr	CLK	D ₃	D ₂	D ₁	D ₀	Q ₃	Q ₂	Q ₁	Q ₀
1	0	x	x	x	x	x	0	0	0	0 (clear)
1	1	1	1	1	0	1	1	1	0	1
MODE 0										
CLR = 2										
MODE 1		x	x	x	x		x	1	1	0
MODE 3		x	x	x	x		x	x	1	1
MODE 4		x	x	x	x		x	x	x	1




Inputs


Outputs

CLR	CLK	Q ₃	Q ₂	Q ₁	Q ₀
0	x	1	0	0	0
1	1	0	1	0	0
	2	0	0	1	0
	3	0	0	0	1
	4	1	0	0	0

Timing diagram / output waveform



Johnson Counter



Johnson County

Hand-drawn block diagram of a 3-stage ripple-carry adder. The diagram shows three 8-bit registers: A, B, and C. Register A is the first operand, B is the second, and C is the carry-in. The sum is calculated in register D. The carry-out of the final stage is S2. The diagram includes bit-level connections and labels for carry propagation.

Register A (Inputs): A₇, A₆, A₅, A₄, A₃, A₂, A₁, A₀.
 Below the register, the carry-in for each stage is listed:
 S₀ A₇ A₆ A₅ A₄ A₃ A₂ A₁
 S₁ S₀ A₇ A₆ A₅ A₄ A₃ A₂
 S₂ S₁ S₀ A₇ A₆ A₅ A₄ A₃

Register B (Inputs): B₇, B₆, B₅, B₄, B₃, B₂, B₁, B₀.
 Below the register, the carry-in for each stage is listed:
 X B₇ B₆ B₅ B₄ B₃ B₂ B₁
 X X B₇ B₆ B₅ B₄ B₃ B₂
 X X X B₇ B₆ B₅ B₄ B₃

Register C (Inputs): C₇, C₆, C₅, C₄, C₃, C₂, C₁, C₀.
 Below the register, the carry-in for each stage is listed:
 C₇ C₆ C₅ C₄ C₃ C₂ C₁ C₀
 C₇ C₆ C₅ C₄ C₃ C₂ C₁ C₀
 C₇ C₆ C₅ C₄ C₃ C₂ C₁ C₀

Register D (Outputs): D₇, D₆, D₅, D₄, D₃, D₂, D₁, D₀.
 Below the register, the carry-in for each stage is listed:
 S₂ S₁ S₀ A₇ A₆ A₅ A₄ A₃
 S₂ S₁ S₀ A₇ A₆ A₅ A₄ A₃
 S₂ S₁ S₀ A₇ A₆ A₅ A₄ A₃

Carry Propagation: The carry-out of the final stage is S₂. The carry-in for the first stage is S₀. The carry-in for the second stage is S₁. The carry-in for the third stage is S₂.

Scanned with CamScanner


$A_7 \quad A_6 \quad A_5 \quad A_4 \quad A_3 \quad A_2 \quad A_1 \quad A_0$

$B_7 \quad B_6 \quad B_5 \quad B_4 \quad B_3 \quad B_2 \quad B_1 \quad B_0$

$C_7 \quad C_6 \quad C_5 \quad C_4 \quad C_3 \quad C_2 \quad C_1 \quad C_0$

$S_7 \quad S_6 \quad S_5 \quad S_4 \quad S_3 \quad S_2 \quad S_1 \quad S_0$

SEQUENTIAL CIRCUIT ANALYSIS



Input : $J_A = X$ $J_B = Q_A$
 $K_A = 1$ $K_B = 1$

Output : $Y = (X + \overline{Q_B})$

Input X	Present State			Flip-Flop input				Next State		Output Y
	Q _A	Q _B	\overline{Q}_B	J _A	K _A	J _B	K _B	Q _A ⁺	Q _B ⁺	
0	0	0	1	0	1	0	1	0	0	1
0	0	1	0	0	1	0	1	0	0	0
0	1	0	1	0	1	1	1	0	1	1
0	1	1	0	0	1	1	1	0	0	0
1	0	0	1	0	1	0	1	0	0	1
1	0	1	0	1	1	0	1	1	0	1
1	1	0	1	0	1	1	1	0	1	1
1	1	1	0	1	1	1	1	0	0	1

