# **COS ASSIGNMENT-2 REPORT**

Group Member 1: Sahil kumar Group Member 2: Shravan Ram

**1.**Write a verilog code for a 3-bit comparator circuit along with the test bench. Code:


```
module Comparator_3_bit(input [2:0] A,B, output reg L,E,G);
always @(A,B)
begin
    if (A==B) begin
        L=0;
        E=1;
        G=0;
    end
    else if(A>B) begin
        L=0;
        E=0;
        G=1;
    end
    else begin
        L=1;
        E=0;
        G=0;
    end
```

**Test Bench:** 

```
include "Comparator 3 bit SS.v"
module testbench 3 bit Comparator;
reg[2:0] A tb,B tb;
wire L_tb,E_tb,G_tb;
Comparator 3 bit uut(A tb,B tb,L tb,E tb,G tb);
initial begin
    $dumpfile("out.vcd");
    $dumpvars(0, testbench 3 bit Comparator);
    $monitor("A=%b, B=%b, L=%b, E=%b, G=%b", A_tb, B_tb, L_tb, E_tb, G_tb);
        A tb = 3'b000; B tb = 3'b000; #10;
        A tb = 3'b001; B tb = 3'b000; #10;
        A tb = 3'b000; B tb = 3'b001; #10;
        $finish;
    end
endmodule
```

```
sahil@LAPTOP-ENTD3K9E:/mnt/c/users/kumar/desktop/cos/assignment-2/assignment-2$ iverilog Comparator_3_bit_tb_SS.v -o out.vvp
sahil@LAPTOP-ENTD3K9E:/mnt/c/users/kumar/desktop/cos/assignment-2/assignment-2$ vvp out.vvp
VCD info: dumpfile out.vcd opened for output.
A=000, B=000, L=0, E=1, G=0
A=001, B=000, L=0, E=0, G=1
A=001, B=0001, L=1, E=0, G=1
```

## **GTK** wave output:



2. Write a verilog code for 8 to 3 Encoder circuit along with the test bench. Code:

```
module Encoder_8_to_3(input [7:0] A, output reg [2:0] 0);
always @*
begin
    case(A)
        8'b00000001: 0 = 3'b000;
        8'b00000010: 0 = 3'b001;
        8'b00000100: 0 = 3'b010;
        8'b00001000: 0 = 3'b011;
        8'b00010000: 0 = 3'b100;
        8'b001000000: 0 = 3'b101;
        8'b010000000: 0 = 3'b110;
        8'b100000000: 0 = 3'b111;
        default: 0 = 3'b111; // For undefined inputs
    endcase
end
endmodule
```

```
include "Encoder 8 to 3 SS.v"
module Encoder 8 to 3 tb;
reg [7:0] A tb;
   wire [2:0] 0 tb;
   Encoder 8 to 3 uut(A tb, O tb);
   initial begin
        $dumpfile("out.vcd");
        $dumpvars(0, Encoder 8 to 3 tb);
        $monitor("A=%b, O=%b", A tb, O tb);
        A tb = 8'b00000001; #10;
        A tb = 8'b00000010; #10;
       A tb = 8'b00000100; #10;
        A tb = 8'b00001000; #10;
        A tb = 8'b00010000; #10;
        A tb = 8'b00100000; #10;
        A tb = 8'b010000000; #10;
        A tb = 8'b10000000; #10;
        $finish;
    end
endmodule
```

```
sahil@LAPTOP-ENTD3K9E:/mnt/c/users/kumar/desktop/cos/assignment-2/assignment-2$ iverilog Encoder_8_to_3_tb_SS.v -o out.vvp sahil@LAPTOP-ENTD3K9E:/mnt/c/users/kumar/desktop/cos/assignment-2/assignment-2$ vvp out.vvp VCD info: dumpfile out.vcd opened for output.
A=00000001, 0=000
A=00000010, 0=001
A=00000100, 0=010
A=00001000, 0=011
A=00010000, 0=100
A=00100000, 0=100
A=01000000, 0=110
A=10000000, 0=111
sahil@LAPTOP-ENTD3K9E:/mnt/c/users/kumar/desktop/cos/assignment-2/assignment-2$
```

## **GTK wave Output:**

Signals———	Waves							
Time	) 10	sec 20	sec 30	sec 40	sec 50	sec 60	sec 70	sec 80 sec
0_tb[2:0]	000	001	010	011	100	101	110	111
A_tb[7:0]	91	02	94	08	10	20	40	80

3. Write a verilog code for 3 to 8 Decoder circuit along with the test bench. Code:

```
module Decoder_3_to_8(input [2:0] A,
                    output reg [7:0] 0);
    always @(A)
    begin
        case(A)
            3'b000: 0 = 8'b000000001;
            3'b001: 0 = 8'b00000010;
            3'b010: 0 = 8'b00000100;
            3'b011: 0 = 8'b00001000;
            3'b100: 0 = 8'b00010000;
            3'b101: 0 = 8'b00100000;
            3'b110: 0 = 8'b01000000;
            3'b111: 0 = 8'b10000000;
            default: 0 = 8'b11111111; // For undefined inputs
        endcase
    end
endmodule
```

```
include "Decoder 3 to 8 SS.v"
module Decoder 3 to 8 tb;
reg [2:0] A tb;
wire [7:0] O tb;
    Decoder 3 to 8 uut(A tb, O tb);
    initial begin
        $dumpfile("out.vcd");
        $dumpvars(0, Decoder 3 to 8 tb);
        $monitor("A=%b, O=%b", A_tb, O_tb);
        A tb = 3'b000; #10;
        A tb = 3'b001; #10;
        A tb = 3'b010; #10;
        A tb = 3'b011; #10;
        A tb = 3'b100; #10;
        A tb = 3'b101; #10;
        A tb = 3'b110; #10;
        A tb = 3'b111; #10;
        $finish;
    end
endmodule
```

```
sahil@LAPTOP-ENTD3K9E:/mnt/c/users/kumar/desktop/cos/assignment-2/assignment-2$ iverilog Decoder_3_to_8_tb_SS.v -o out.vvp sahil@LAPTOP-ENTD3K9E:/mnt/c/users/kumar/desktop/cos/assignment-2/assignment-2$ vvp out.vvp VCD info: dumpfile out.vcd opened for output.

A=000, 0=000000001

A=010, 0=00000010

A=011, 0=00000100

A=101, 0=00001000

A=101, 0=00100000

A=101, 0=001000000
```

#### **GTK wave Output:**

-Signals	Waves							
Time	) 10	sec 20	sec 30	sec 40	sec 50	sec 60	sec 70 :	sec 80 sec
0_tb[7:0]	01	02	04	08	10	20	40	80
A_tb[2:0]	000	001	010	011	100	101	110	111

4. Write a verilog code for 2-to-1 Multiplexer circuit along with the test bench. Code:

```
include "Multiplexer 2 to 1 SS.v"
module Multiplexer 2 to 1 tb;
reg I0 tb, I2 tb, S tb;
    wire 0 tb;
    Multiplexer 2 to 1 uut(I0 tb, I2 tb, S tb, O tb);
    initial begin
        $dumpfile("out.vcd");
        $dumpvars(0, Multiplexer 2 to 1 tb);
        $monitor("I0=%b, I1=%b, S=%b, Y=%b", I0_tb, I2_tb, S_tb, O_tb);
        I0 tb = 1'b0; I2 tb = 1'b1; S tb = 1'b0; \#10;
        I0 tb = 1'b1; I2 tb = 1'b0; S tb = 1'b1; #10;
        I0 tb = 1'b0; I2 tb = 1'b0; S tb = 1'b1; #10;
        I0 tb = 1'b1; I2 tb = 1'b1; S tb = 1'b1; #10;
        $finish;
    end
endmodule
```

```
sahil@LAPTOP-ENTD3K9E:/mnt/c/users/kumar/desktop/cos/assignment-2/assignment-2$ iverilog Multiplexer_2_to_1_tb_SS.v -o out.vvp sahil@LAPTOP-ENTD3K9E:/mnt/c/users/kumar/desktop/cos/assignment-2/assignment-2$ vvp out.vvp VCD info: dumpfile out.vcd opened for output.


10=0, I1=1, S=0, Y=0

10=1, I1=0, S=1, Y=0

10=0, I1=0, S=1, Y=0

10=1, I1=1, S=1, Y=1
```

### **GTK wave Output:**



5. Write a verilog code for 1-to-4 Demultiplexer circuit along with the test bench. Code:

```
module Demultiplexer_1_to_4(
    input I, S0, S1,
    output reg O0, O1, O2, O3
);

always @ (I, S0, S1) begin
    case ({S0, S1})
    2'b00: begin O0 = I; O1 = 1'b0; O2 = 1'b0; O3 = 1'b0; end
    2'b01: begin O0 = 1'b0; O1 = I; O2 = 1'b0; O3 = 1'b0; end
    2'b10: begin O0 = 1'b0; O1 = 1'b0; O2 = I; O3 = 1'b0; end
    2'b11: begin O0 = 1'b0; O1 = 1'b0; O2 = 1'b0; O3 = I; end
    endcase
    end
```

```
include "Demultiplexer_1_to_4_SS.v"
module Demultiplexer_1_to_4_tb;
   parameter DELAY = 10;
   reg I, S0, S1;
   wire 00, 01, 02, 03;
   Demultiplexer_1_to_4 demux_inst (
       .I(I),
       .S0(S0),
       .S1(S1),
       .00(00),
       .01(01),
       .02(02),
       .03(03)
       $dumpfile("out.vcd");
       $dumpvars(0, Demultiplexer_1_to_4_tb);
       I = 1'b1;
       50 = 1'b0;
       S1 = 1'b0;
       #DELAY S0 = 1'b1;
       #DELAY S1 = 1'b1;
       #DELAY;
       #DELAY $finish;
   initial begin
       $monitor("Time=%0t I=%b 50=%b 51=%b 00=%b 01=%b 02=%b 03=%b", $time, I, 50, 51, 00, 01, 02, 03);
   end
endmodule
```

```
sahil@LAPTOP-ENTD3K9E:/mnt/c/users/kumar/desktop/cos/assignment-2/assignment-2$ iverilog Demultiplexer_1_to_4_tb_SS.v -o out.vvp
sahil@LAPTOP-ENTD3K9E:/mnt/c/users/kumar/desktop/cos/assignment-2/assignment-2$ vvp out.vvp
VCD info: dumpfile out.vcd opened for output.
Time=0 I=1 S0=0 S1=0 00=1 01=0 02=0 03=0
Time=10 I=1 S0=1 S1=0 00=0 01=0 02=1 03=0
Time=20 I=1 S0=1 S1=1 00=0 01=0 02=0 03=1
```

## **GTK** wave output:

Signals—	Waves			
Time	10	sec 20	sec 30	sec 40 sec
01				
02				
03				
S0				
S1				