Vivekananda College of Engineering & Technology, Puttur

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur ®]
Affiliated to VTU, Belagavi & Approved by AICTE New Delhi

		66	24/05/25
CRM08	Rev 1.16	(5	24/03/23
CRIVIOU	1107 -1-0		

CONTINUOUS INTERNAL EVALUATION - 2

Dept: CS/CD	Sem / Div: 4 th	Sub: Microcontrollers	S Code: BCS402
Date: 28/05/2025	Time: 3:00-4:30	Max Marks: 50	Elective: N

Note: Answer any 2 full questions, choosing one full question from each part.

Q1	1	Questions	Marks	RBT	CO's		
		PART A	2				
1 a Explain ARM processors exceptions and modes with a neat diagram.			10	L2	CO4		
	b Explain IRQ and FIQ Exceptions and also code snippets to enable and disable IRQ and FIQ interrupts			L2	CO4		
	i	Explain optimization with respect to Pointer aliasing with example.	5	L2	CO3		
OR							
2		What is firmware? Explain firmware execution flow steps	10	L2	CO4		
	b	Explain sandstone and its execution flow briefly	10	L2	CO4		
	c	Explain portability issues with respect to optimization.	5	L2	CO3		
		PART B					
3	a	Explain basic architecture of cache memory with neat diagram	10	L2	CO5		
	b	Explain memory hierarchy and cache memory in detail	10	L2	CO5		
	C	Explain Structure arrangement to be done in order to	5	L2	CO3		

Page: 1 / 2

access structure members efficiently with example

OR 4 a Explain set associative cache memory with diagram 10 L2 CO5 b Explain how main memory is mapped to a cache 10 L2 CO5 memory with diagram c Explain function call and argument passing procedure in 5 L2 CO3

Prepared by:

ARM

Dinesh Prasanna

MHOD HOD