Questions 1 To 10

1.	For two variables, n=2, the number of possible Boolean
	functions is (a) 4
	(b) 8
	(c) 16 (d) 12
	(e) 2.
2.	The one major advantage of CMOS is its, (a) Low propagation delay
	(b) High propagation delay
	(c) Very low propagation delay
	(d) Very high propagation delay (e) No delay.
	(c) No doldy.
3.	64K memory contains how many words of 8 bits each? (a) 65,536
	(a) 65,536 (b) 64,536
	(c) 65,436
	(d) 65,546
	(e) 65,556.
4.	The simplest way to determine cache locations in which to
	store memory blocks is the, (a) Associative Mapping technique
	(b) Direct Mapping technique
	(c) Set-Associative Mapping technique
	(d) Indirect Mapping technique (e) Paging technique.
	(e) Faging technique.
5.	The sum of -6 and -13 using 2's complement addition is,
	(a) 11100011 (b) 11110011
	(c) 11001100
	(d) 11101101
	(e) 11100001.
6.	Which one of the following CPU registers holds the address
	of the instructions (instructions in the program stored in memory) to be executed next?
	(a) MAR (Memory address register)
	(b) MBR (Memory Buffer Register)
	(c) AC (Accumulator)
	(d) IR (Instruction Register) (e) PC (Program Counter).
	,
7.	What are the major components of a CPU?
	(a) Control Unit, Register Set, Arithmetic Logic Unit (b) Control Unit, Memory Unit, Arithmetic Logic Unit
	(c) Memory Unit, Arithmetic Logic Unit, Auxiliary Memory
	(d) Register Set, Control Unit, Memory Unit

	(e) Register Set, Control Unit, Auxiliary Memory.
8.	Given the characteristic table of a JK flip-flop, find the missing output value. J K Q(t+1) 0 0 Q(t) 0 1 0 1 0 1 1 1 1 (a) Q(t) (b) Q'(t+1) (c) 1 (d) Q'(t) (e) Q(t+1).
9.	What is Q, when S = 1 and R = 1 for SR flip-flop? (a) No Change (b) Clear to 0 (c) Set to 1 (d) Complement of previous output (e) Indeterminate.
10.	What does T stands for in T flip-flop? (a) Top (b) Type (c) Toggle (d) Tickle (e) Tip.

	1.	Answer: (a)
Rea	ison :	The AND, and OR functions are only two of a total of 16 possible functions formed with two binary variables. Therefore, for two variables n=2, and the number of possible Boolean functions is 16.
	2.	Answer: (a)
Rea	ison :	This means that it is not practical for use in systems requiring high-speed operations. The characteristic parameters for the CMOS gate depend on the power supply voltage VDD that is used. The power dissipation increases with increase in voltage supply. The propagation delay decreases with increase in voltage supply and the noise margin is estimated to be about 40% of the voltage supply value.
	3.	Answer: (a)
Rea	ison :	Consider the 20-bit logical address. The 4-bit segment number specifies one of 16 possible segments. The 8-bit page number can specify up to 256 pages, and the 8-bit word field implies a page size of 256 words. This configuration allows each segment to have any number of pages up to 256. the smallest possible segment will have one page of 256 words. The largest possible segment will have 256 pages, for a total of 256*256 = 65,536 which means 64K words.
	4.	Answer: (b)
Rea	ison :	Associative memories are expensive compared to random-access memories because of the added logic associated with each cell. Therefore, the simplest way to determine cache locations in which to store memory blocks is the Direct Mapping.
	5.	Answer: (d)
		Reason : 2's complement of -6 = 11111010
		2's complement of -13 = 11110011
Rea	ison :	Associative memories are expensive compared to random-access memories because of the added logic associated with each cell. Therefore, the simplest way to determine cache locations in which to store memory blocks is the Dire Mapping. Answer: (d) Reason: 2's complement of -6 = 11111010

	Add the two numbers in their 2's complement form, including their sign bits and discard any carry out of the sign (leftmost) bit position. So the answer is 11101101 (-19).		
	-6 11111010		
	-13 11110011		
	-19 11101101		
6.	Answer: (e)		
Reason :	Program Counter (PC) keeps track of the instruction of the program stored in memory.		
7.	Answer: (a)		
Reason:	The major components of CPU are Control Unit, Register Set, and Arithmetic Logic Unit.		
8.	Answer: (d)		
Reason:	The next state is a complement state.		
9.	Answer: (e)		
Reason	: When R = 1 and S = 1, race will always end with Master Latch in the logic 1 state, but this will not be certain with real		
	components.		
10.	Answer: (c)		
	Reason : Toggle flip-flop as it changes its output on each clock edge.		

Questions 11 To 20

11.	In which type of flip-flop the indeterminate condition of the SR flip-flop (when S=R=1) is eliminated? (a) Edge-triggered flip-flop (b) JK flip-flop (c) D flip-flop (d) T flip-flop (e) Master-slave flipflop.
12.	The bulk of the binary information in a digital computer is stored in memory, but all computations are done in (a) Timing Control (b) Memory Registers (c) Processor Registers (d) Program Control (e) Secondary Memory.
13.	Information transfer from one register to another is designated in symbolic form by means of (a) Control Function (b) Op Code (c) Registers (d) Replacement Operator (e) Arrow Operator.
14.	The registers found in the processor unit are (a) Operational registers (b) Memory registers (c) Storage registers

	(d) Binary registers (e) Temporary registers.
15.	Techniques that automatically move program and data blocks into the physical main memory when they are required for execution are called (a) Associative-Mapping techniques (b) Main Memory techniques (c) Virtual Memory techniques (d) Cache Memory techniques (e) Paging techniques.
16.	What digit is added to the Excess-3 code generation? (a) 3 (b) 4 (c) 2 (d) 1 (e) 0.
17.	The processor, and I/O Devices are interconnected by means of a common bus. (a) Cache Memory (b) Auxiliary Memory (c) Virtual Memory (d) Main Memory (e) Extended Memory.
18.	System Software usually includes a program called a, which helps the programmer find errors in a program. (a) Write Buffer (b) Read Buffer (c) Debugger (d) Both (a) and (c) above (e) Both (b) and (c) above.
19.	To convert octal code to binary code which of the following digital functions should be used? (a) Decoder (b) Encoder (c) Multiplexer (d) Demultiplexer (e) Binary adder.
20.	A full-adder is simply a connection of two half-adders joined by (a) AND gate (b) OR gate (c) NAND gate (d) NOR gate (e) XOR gate.

	11.	Answer: (b)
Rea	son:	To SR flip-flop two new connections from Q and Q' outputs back to original input gates eliminate the indeterminate
		condition.
	12.	Answer: (c)

Reason:	The operation part of an instruction code specifies the operation to be performed. This operation must be executed on some data stored in memory and/or processor registers. An instruction code, therefore, must specify not only the operation, but also the register or memory words where the operands are to be found, as well as the register or memory words where the result is to be stored. For this reason, the bulk of binary information in a digital computer is stored in memory, but all computations are done in Processor Registers.	
13.	Answer: (d)	
Reason:	A replacement operator consisting of the information transfer from one register to another, is designated in symbolic form.	
14.	Answer: (a)	
Reason:	Registers found in processor are called operational registers and in memory unit are called storage registers.	
15.	Answer: (c)	
Reason:	A virtual memory system provides a mechanism for translating program-generated addresses into correct main memory locations. This is done dynamically, while programs are being executed in the CPU. The translation or mapping is handled automatically by the hardware by means of a mapping table.	
16.	Answer: (a)	
Reason: Excess-3code generation takes 3 as excess to the binary code.		
17.	Answer: (a)	
	Reason : The Bus master is allowed to initiate data transfer on the bus.	
18.	Answer: (c)	
	Reason : Debugger is a program, which finds errors in program.	
19.	Answer: (a)	
Reason:	Multiplexer is called as Data Selector in computers where Dynamic memory uses the same address lines for both row and column addressing and a set of multiplexers is used to first select row address and then switch to column address.	
20.	Answer: (b)	
Reason:	A full-adder is simply a connection of two half-adders joined by a OR gate, and other half-adder simplify the AND gate also.	

Questions 21 to 30

A combinational circuit that converts binary information from n input lines to a maximum of unique output lines is,		
(a)	Decoder	
(b)	Encoder	
(c)	Full-adder	
(d)	Full-subtractor	
(e)	Half-subtractor.	
The correspondence between the main memory blocks and those in the cache is specified by		
(a)	Mapping function	
	outpu (a) (b) (c) (d) (e)	

	(b)	Replacement algorithm	
	(c)	Hit rate	
	(d)	Miss penalty	
	(e)	Segment function.	
23.	The CPU nearly delays its operation for one memory cycle, to allow direct memory I/O transfer. This process is called,		
	(a)	Burst transfer	
	(b)	Cycle waiting	
	(c)	Cycle stealing	
	(d)	Cycle interrupting	
	(e)	Cycle execution.	
24.	The c	ontrol condition is terminated with	
	(a)	Comma	
	(b)	Semicolon	
	(c)	Colon	
	(d)	Hash	
	(e)	Dot.	
25.	What	are the missing values in the truth table of a half-adder given below?	
		x y C S	
		0 0	
		0 1 0 1	
		1 0 0 1	
		1 1 1 0	
		1 1 1	

	_	
	(a)	х
	(b)	у
	(c)	0
	(d)	1
	(e)	Indeterminate.
26.	What	are the building blocks of combinational circuits?
	(a)	Flip-flops
	(b)	Logical gates
	(c)	Latches
	(d)	Registers
	(e)	Decoders.
27.	V + V/	y = x is called,
21.		Commutative Law
	(a)	
	(b)	Associative Law
	(c)	Distributive Law
	(d)	Absorption Law
	(e)	Identity Law.
28.	What	is BCO equivalent of 011111000?
	(a)	370
	(b)	307
	(c)	703
	(d)	730
	(e)	None of the above.
1	ı	

29.	l	Boolean functions expressed as a of minterms or of maxterms are said to be in a canonical form.	
	(a)	Product, Sum	
	(b)	Sum, Product	
	(c)	Subtract, Divide	
	(d)	Divide, Subtract	
	(e)	Product, Divide.	
30.	Which	n of the following modes are used to handle data transfer to and from peripherals?	
	(a)	Programmed I/O	
	(b)	Interrupted-initiated I/O	
	(c)	Direct memory access	
	(d)	Programmed I/O, Interrupted-initiated I/O, Direct memory access	
	(e)	Programmed I/O, Direct memory access.	

	21.	Answer: (a)
Rea	ison : I	Decoder uses address inputs as binary numbers and produces an output signal.
	22.	Answer: (a)
Rea	ison :	The correspondence between the main memory blocks and those in the cache is specified by a mapping function, because the basic characteristic of cache memory is fast access time. Therefore, very little or no time must be wasted when searching for words in the cache.
	23.	Answer: (c)
Rea	ison :	A technique called cycle stealing allows the DMA controller to transfer one data word at a time, after which it must return control of buses to the CPU.

	24.	Answer: (c)
		Reason : The control condition is terminated with a colon.
	25.	Answer: (c)
Rea	son:	When $x = 0$, $y = 0$ the corresponding carry and sum are 0,0.
Ī	26.	Answer: (b)
Rea	son :	Logical gates are building blocks of combinational circuits whereas, flipflops are combination of logic gates, registers are memory storages.
Ī	27.	Answer: (d)
Rea	son:	Absorption law: $-x + xy = x = x (1+y)$
= x	.1	
= x.		
Ī	28.	Answer: (a)
Rea	son :	The binary number <u>011</u> <u>111</u> <u>000</u> represents the octal digits 3, 7, 0 from left to right distrubution by three bits.
	29.	Answer: (b)
Rea	son :	Boolean functions expressed as a sum (ORing of terms) of minterms or maxterms (ANDing of terms) are said to be in canonical form.
Ī	30.	Answer: (d)
		Reason : All the options are used to handle data transfer to and from peripherals.

Questions 31 To 40

31.	The gray code of a given binary number 1001 is
	(á)10
(b)	0110
(c)	1101
(d)	1111
(e)	0000.
32.	Which of the following representation requires the least number of bits to store the

I number +255?	
(a) BCD (b) 2's complement (c) 1's complement (d) Unsigned binary (e) Signed binary.	
33. For two variables, n=2 , the number of possible Boolean function	ons is
(a) 4 (b) 8 (c) 16 (d) 12 (e) 2.	
34. The one major advantage of CMOS is its,	
 (a) Low propagation delay (b) High propagation delay (c) Very low propagation delay (d) Very high propagation delay (e) Super High propagation delay. 	
35. 64K memory contains how many words of 8 bits each?	
(a) 65,536 (b) 64,536 (c) 65,436 (d) 65,546 (e) 65,556.	
36. The simplest way to determine cache locations in which to stor	re memory blocks is the,
(a) Associative Mapping technique (b) Direct Mapping technique (c) Set-Associative Mapping technique (d) Indirect Mapping technique (e) Indirect associative mapping technique.	
37. The sum of -6 and -13 using 2's complement addition is,	
(a) 11100011 (b) 11110011 (c) 11001100 (d) 11101101 (e) 11100001.	
38. Which one of the following CPU registers holds the add (instructions in the program stored in memory) to be executed	
(a) MAR (Memory address register) (b) MBR (Memory Buffer Register) (c) AC (Accumulator) (d) IR (Instruction Register) (e) PC (Program Counter).	
39. What are the major components of a CPU?	

(a) (b) (c) (d) (e)	Control Unit, Register Set, Arithmetic Logic Unit Control Unit, Memory Unit, Arithmetic Logic Unit Memory Unit, Arithmetic Logic Unit, Auxiliary Memory Register Set, Control Unit, Memory Unit Register Set, Control Unit, Auxiliary Memory.		
40.	Given the	characterist	tic table of a JK flip-flop, find the missing output value.
	J 0 0 1	K 0 1 0	Q(t+1) Q(t) 0 1
(a) (b) (c) (d) (e)	Q(t) Q'(t+1) 1 Q'(t) Q(t+1).		

	31.	Answer: (c)
Reas	on:	The gray code of 1001 is 1101
	32.	Answer: (d)
Reas		Unsigned binary representation occupies less space to store the number +255.
	33.	Answer: (c)
Reas	on:	The AND, and OR functions are only two of a total of 16 possible functions formed with two binary variables. Therefore, for two variables n=2, and the number of possible Boolean functions is 16.
	34.	Answer: (b)
Reas	son:	This means that it is not practical for use in systems requiring high-speed operations. The characteristic parameters for the CMOS gate depend on the power supply voltage VDD that is used. The power dissipation increases with increase in voltage supply. The propagation delay decreases with increase in voltage supply and the noise margin is estimated to be about 40% of the voltage supply value.
	35.	Answer: (a)
Reas	son:	Consider the 20-bit logical address. The 4-bit segment number specifies one of 16 possible segments. The 8-bit page number can specify up to 256 pages, and the 8-bit word field implies a page size of 256 words. This configuration allows each segment to have any number of pages up to 256. the smallest possible segment will have one page of 256 words. The largest possible segment will have 256 pages, for a total of 256*256 = 65,536 which means 64K words.
	36.	Answer: (b)
Reas	on:	Associative memories are expensive compared to random-access memories because of the added logic associated with each cell. Therefore, the simplest way to determine cache locations in which to store memory blocks is the Direct Mapping.
	37.	Answer: (d)
		Reason: 2's complement of -6 = 11111010
		2's complement of -13 = 11110011
		Add the two numbers in their 2's complement form, including their sign bits and discard any carry out of the sign (leftmost) bit position. So the answer is 11101101 (-19). -6 11111010

		-13 11110011
		-19 11101101
	38.	Answer: (e)
Rea	son:	Program Counter (PC) keeps track of the instruction of the program stored in memory.
	39.	Answer: (a)
Rea	son:	The major components of CPU are Control Unit, Register Set, and Arithmetic Logic Unit.
	40.	Answer: (d)
Rea	son:	

Questions 41 To 50

41.	What is Q, when S = 1 and R = 1 for SR flip-flop?
(a) (b) (c) (d) (e)	No Change Clear to 0 Set to 1 Complement of previous output Indeterminate.
42.	What does T stands for in T flip-flop?
(a) (b) (c) (d) (e)	Top Type Toggle Tickle Bottom.
43.	In which type of flip-flop the indeterminate condition of the SR flip-flop (when S=R=1) is eliminated?
(a) (b) (c) (d) (e)	Edge-triggered flip-flop JK flip-flop D flip-flop T flip-flop KJ flip-flop.
44.	The bulk of the binary information in a digital computer is stored in memory, but all computations are done in
(a) (b) (c) (d) (e)	Timing Control Memory Registers Processor Registers Program Control Processor Control.
45.	Information transfer from one register to another is designated in symbolic form by means of a
(a)	Control Function

(b) (c) (d) (e)	Op Code Registers Replacement Operator Flip-flops.		
46.	The registers found in the processor unit are		
(a) (b) (c) (d) (e)	Operational registers Memory registers Storage registers Binary registers Control registers.		
47.	Techniques that automatically move program and data blocks into the physical main memory when they are required for execution are called		
(a) (b) (c) (d) (e)	Associative-Mapping techniques Main Memory techniques Virtual Memory techniques Cache Memory techniques Primary Memory techniques.		
48.	Given below are the octal numbers and their Binary Coded Decimal (BCD) equivalents, which are not in order. Match the following octal numbers with their respective BCD equivalents and select the correct sequence.		
	Octal number BCD equivalent		
	10 i. 111111 9 ii. 110010 20 iii. 001001 50 iv. 010100 77 v. 001010		
(a) (b) (c) (d) (e)	iii, ii, i, iv, v v, iv, ii, iii, i v, iv, i, iii, ii		
49.	The processor, and I/O Devices are interconnected by means of a common bus.		
(a) (b) (c) (d) (e)	Cache Memory Auxiliary Memory Virtual Memory Main Memory Primary Memory.		
50.	System Software usually includes a program called a, which helps the programmer to find errors in a program.		
(a) (b) (c) (d) (e)	Write Buffer Read Buffer Debugger Both (a) and (c) above Both (b) and (c) above.		

41.	Answer: (e)
Reason:	When R = 1 and S = 1, race will always end with Master Latch in the logic 1 state, but this will not be
rtcabon.	certain with real components.
42.	Answer: (c)
Reason:	Toggle flip-flop as it changes its output on each clock edge.
43.	Answer: (b)
Reason:	To SR flip-flop two new connections from Q and Q' outputs back to original input gates eliminate the indeterminate condition.
44.	Answer: (c)
Reason:	The operation part of an instruction code specifies the operation to be performed. This operation must be executed on some data stored in memory and/or processor registers. An instruction code, therefore, must specify not only the operation, but also the register or memory words where the operands are to be found, as well as the register or memory words where the result is to be stored. For this reason, the bulk of binary information in a digital computer is stored in memory, but all computations are done in Processor Registers.
45.	Answer: (d)
Reason:	A replacement operator consisting of the information transfer from one register to another, is designated in symbolic form.
46.	Answer: (a)
Reason:	Registers found in processor are called operational registers and in memory unit are called storage registers.
47.	Answer: (c)
Reason:	A virtual memory system provides a mechanism for translating program-generated addresses into correct main memory locations. This is done dynamically, while programs are being executed in the CPU. The translation or mapping is handled automatically by the hardware by means of a mapping table
48.	Answer: (b)
Reason:	The octal number and their binary coded equivalent BCD is a straight assignment of binary equivalent. It is possible to assign weights to the binary bits according to their position as per conversion of octal number to binary number.
49.	Answer: (a)
Reason:	The processor, cache memory and I/O devices are interconnected by means of a common bus.
50.	Answer: (c)
Reason:	Debugger is a program, which finds errors in program.

COMPUTER SYSTEM ARCHITECTURE SET 6

Questions 51 To 60

51.	To convert octal code to binary code which of the following digital functions should be used?
(a)	Decoder
(b)	Encoder

	(c) (d) (e)	Multiplexer Demultiplexer Half adder.
Ī	52.	A full-adder is simply a connection of two half-adders joined by a,
	(a)	AND gate
	(b)	OR gate
	(c) (d)	NAND gate NOR gate
	(e)	XOR gate.
	53.	The correspondence between the main memory blocks and those in the cache is specified by a
	(1.)	(a)iss penalty
	(b) (c)	Replacement algorithms Hit rate
	(d)	Page fault
	(e)	Mapping functions.
	54.	The number of 256*4 RAM chips required to construct 2KB CACHE is
	(a) (b)	8 2
	(c)	4
	(d)	16
	(e)	32.
	55.	The set of physical addresses is called
/h\		k (an)ace Iress Space
(b) (c)	Pag	
(d)	Fra	mes
(e)	Loc	ation.
	56.	What is the name of device that is allowed to initiate data transfer on the bus?
/ L \		Median tion
(b) (c)		s Arbitration s Cycle
(d)		Request
(e)	Par	allel Bus.
	57.	The DMA transfer technique where transfer of one word data at a time is called
(a)		e stealing
(b) (c)		nory stealing d-shaking
(d)		r-leaving
(e)	Bus	stealing.
	58.	What interface is used to connect the processor to I/O devices that require transmission of data one bit at a time?
(a)	Para	
(b)	Seri	
(c)	Out	put

(d)	Inpu Bus	
(e)	Dus	
	59.	What are the building blocks of combinational circuits?
(a)	Flip-	flops
(b)		c gates
(c)	Lato	
(d)	Reg	isters
(e)	Inpu	ts.
	60.	The transfer of new information into the register is called
(a)	Exe	cution
(b)	Loa	
(c)	Shif	
(d)		figuring
(e)	Uplo	ading.

	51.	Answer: (a)
Reaso	on:	Decoder.
	52.	Answer: (b)
Reaso	on:	A full-adder is simply a connection of two half-adders joined by a OR gate, and other half-adder simplify the AND gate also.
	53.	Answer: (e)
Reaso	on:	The corresponding between the main memory blocks and those in the cache is specified by a mapping function, because the basic characteristic of cache memory is fast access time. Therefore, very little or no time must be wasted when searching for words in the cache.
	54.	Answer: (d)
		Reason: 16 RAM chips of size 256*4 are needed to construct a CACHE of size 2KB
	55.	Answer: (b)
Reaso	on:	The collection of address spaces in a physical memory is called address space.
	56.	Answer: (a)
Reaso	on:	The Bus master is allowed to initiate data transfer on the bus.
	57.	Answer: (a)
Reaso	_	Transfer of one word data at a time using DMA transfer technique is called Cycle Stealing.
:	58.	Answer: (b)
Reaso	_	Serial interface transfers one bit at a time, whereas others can handle more than one bit.
;	59.	Answer: (b)
Reaso	on:	In a based Logical gates are building blocks of combinational circuits whereas, flipflops are combination of logic gates, registers are memory storages.
Γ	60.	Answer: (b)
Reaso	on:	Entering new information into a register is called loading.

Questions 61 To 70

61. Convert decimal value $(888)_{10}$ to base-5.

((a))	(4	44)5

- (b) (12023)₅
- (c) (131313)₅
- (d) (12021)₅
- (e) (31320)₅.
- **62.** Consider the following logic function f(ABC).

 $f(A,B,C) = (A + B + C') \cdot (A + B' + C')$

Which of the following would be the result if the above logic function is to be simplified

using k-maps?

l	using k-maps?		
	(a)	C' + A	
	(b)	C + C'A'	
	(c)	C.A'	
		C'.A	
	(e)	C'.A' + B.	

63. What is the equivalent in hexadecimal for the decimal number 973?

(a)	4BC
(b)	CB4
(c)	6D
(d)	3CD
	4CD.

64. What is the word size of a 8086 processor?

	Think to the treat of the coop processes.				
l	(a)	8 bits			
l	(b)	16 bits			
	(a) (b) (c) (d)	32 bits			
l	(d)	64 bits			
	(e)	128 bits.			

65. What kind of Information is stored inside the computer?

(a)	Binary form
	ASCII code form
(c)	Decimal form
	Alpha numeric
	Numeric form.

66. What is a parity bit?

(a)	It is used to indicate uppercase letters
(b)	It is used to detect errors
(c)	It is the first bit in a byte
(d)	It is the last bit in a byte
(e)	It is used to indicate lowercase letters.

- 67. What is the minimum number of bits required to store the Hexadecimal number FF?
 - (a) 2
 - (b) 4
 - (c) 8

- 16
- (d) (e) 32.

68.	What is the	purpose (of the	floating	point unit	(FPU)	?

(a)	Makes integer arithmetic faster
(b)	Makes pipelining efficient
(c)	Increases RAM capacity
(d)	Makes some arithmetic calculations faster
(e)	Decreases RAM capacity.

69. Which of the following is **not** a type of processor?

	<u> </u>
(a)	PowerPC 601
(b)	Motorola 8086
(c)	Motorola 68000
(d)	Intel Pentium
(e)	Z80.

70. Cycle stealing is/are used in which concept?

	· · · · · · · · · · · · · · · · · · ·
(a)	Programmed I/O
(b)	DMA
(c)	Interrupts
(d)	Memory mapped I/O
(e)	All of the above.

	61.	Answer: (b)
Rea	son :	Divide the given number 888 by 5 and write all the remainder terms from the bottom to up and finally we will get (12023) to
		the base 5
	62.	Answer: (a)
		Reason: C'+A
	63.	Answer: (d)
		Reason: 3CD
	64.	Answer: (b)
		Reason: 8086 is a 16 bit processor.
	65.	Answer: (a)
		Reason: The data inside a computer is represented in Binary form i.e (0's and 1's).
	66.	Answer: (b)
		Reason: A parity bit is used to detect errors.
	67.	Answer: (b)
		Reason: The minimum number of bits required to store a Hexadecimal number FF is 4.
	68.	Answer: (d)
		Reason: Makes some arithmetic calculations faster.

69.	Answer: (b)
	Reason: Motorola 8086 is not a processor.
70.	Answer: (b)
	Reason: Cycle Stealing concept is used in DMA.

Questions 71 To 80

71. What is an optical storage?

(a)	Has faster access time than disk storage
(b)	Smaller capacity than CD-ROM
(c)	Greater capacity than DAT storage
(d)	Smaller capacity than DAT storage
(e)	Greater capacity than CD-ROM.

72. What is the purpose of RAID system?

	That is the purpose of the tip eyetem.		
	(a)	It increases the processor speed	
		It increases the disk storage capacity	
		It increases the disk storage capacity and availability	
	(d) (e)	It increases operating system efficiency	
	(e)	It decreases operating system efficiency.	
i i			

73. What is the purpose of Stack Pointer (SP) register?

(a)	It is used for accessing strings
(b)	It is used for accessing memory
	It is used for accessing stack
(d)	It is used for accessing data segment
(e)	It is used for accessing code segment.

74. Which of the following statements is wrong

(a)	Combinational circuits has memory
(b)	Sequential circuits has memory
(c)	Sequential circuits is a function of time
(d)	Combinational circuits does not require feed back paths
(e)	Sequential circuits require feed back paths.

75. Which of the following is **not** involved in memory write operation?

(a)	MAR
(b)	PC
(c)	IR .
(d)	MDR
(e)	Data Bus.

- **76.** Which of the following is responsible for coordinating various operations using timing signals?
 - (a) Arithmetic-logic unit
 - (b) Control unit
 - (c) Memory unit

- (d) Input unit
- (e) Output unit.

77. What is LRU algorithm?

(a)	Pages out pages that have been used recently
(b)	Pages out pages that have not been used recently
(c)	Pages out pages that have been least used recently
(d)	Pages out the first page in given data
(e)	Pages out the last page in given data.

78. Which of the following is **true** about ROM?

VVIIIOII	Which of the following is true about ICOM:		
(a)	ROM is faster to access than RAM		
(b)	ROM is non-volatile memory		
(c)	ROM stores more information than RAM		
(d)	ROM is used for cache memory		
(e)	ROM is temporary memory.		

79. Cache memory enhances

(a)	Memory capacity
(b)	Memory access time
(c)	Secondary storage capacity
(d)	Secondary storage access time
(e)	Data transfer time.

80. An OR gate generates a low output when

(a)	Any one of its inputs is low
(b)	Any one of its inputs is high
(c)	All of its inputs are low
(d)	Power fails
(e)	Either of the inputs are high.

7	'1.	Answer: (a)
		Reason: optical storage has faster access time than disk storage.
7	2.	Answer: (c)
		Reason: It increases the disk storage capacity and availability.
7	'3.	Answer: (c)
		Reason: It is used for accessing stack.
7	' 4.	Answer: (a)
		Reason: Combinational circuits has memory.
7	'5.	Answer: (e)
		Reason: Data Bus is not involved in memory write operation.
Answ€	6:	(b)
Reaso	n :	Arithmetic-logic unit is responsible for coordinating various operations using timing signals
7	7.	Answer: (c)
		Reason: pages out pages that have been least used recently
7	'8.	Answer: (b)
L		Reason: ROM is a non-volatile memory.
7	'9.	Answer: (b)
		Reason: Cache memory enhances memory access time.

80.	Answer:	(c)	ĺ
-----	---------	-----	---

Reason: When all of its inputs are low and high.

COMPUTER SYSTEM ARCHITECTURE SET 9

Questions 81 To 90

81. A machine cycle refers to

(a)	Fetching an instruction
(b)	Clock speed
(c)	Fetching, decoding and executing an instruction
(d)	Executing and instruction
(e)	Decoding an instruction.

82. The System bus is made up of

11100	votern bas is made up or
(a)	Control bus
(b)	Address bus
(c)	Both Control bus and Address bus
(d)	Control bus, Data bus and Address bus
(e)	Data bus.

83. The code used to boot up a computer is stored in

(a)	RAM
(b)	ROM
(c)	PROM
(d)	EPROM
(e)	EPROM.

84. In accessing a disk block the longest delay is due to

(a)	Rotation time
(b)	Seek time
(c)	Transfer time
(d)	Clock speed
(e)	Access time.

85. Which of the following is/are **not** part(s) of the CPU?

- (a) ALU
- (b) The Control unit
- (c) The Registers
- (d) System bus
- (e) All of the above.

86. Memory mapped I/O involves transferring of

- (a) Information between memory locations
- (b) Information between registers and memory
- (c) Information between CPU and I/O devices
- (d) Information between CPU and Memory
- (e) Information between I/O devices and CPU.

87. Name the type of memory that can be erased with the electric discharge?

(a) ROM

- (b) EPROM
- (c) RAM
- (d) EEPROM
- (e) PROM.
- 8. What is the units for measuring the CPU performance?
 - (a) BPS
 - (b) MIPS
 - (c) MHz
 - (d) VLSI
 - (e) KHz.
- 89. The read/write line belongs to
 - (a) The data bus
 - (b) The control bus
 - (c) The address bus
 - (d) CPU bus
 - (e) System bus.
- 90. Busy waiting is a technique
 - (a) To allow the CPU wait for a busy device
 - (b) To allow a busy device wait for the CPU
 - (c) To keep an idle device busy
 - (d) To improve CPU performance
 - (e) To keep a device busy.

Answer: (c)
Reason: A machine cycle refers to Fetching, decoding and executing an instruction.
Answer: (d)
Reason: System bus consists of a Control bus, Data bus and a Address bus.
Answer: (b)
Reason: The bootable code is stored in ROM.
Answer: (e)
Reason: Access time.
Answer: (d)
Reason: System bus is not a part of a cpu.
Answer: (e)
Reason: Memory mapped I/O involves transferring information between I/O devices and CPU.
Answer: (d)
Reason: EEPROM is the type of memory whose contents is erased with the passage of electiricity.
Answer: (c)
Reason: CPU performance is measured in MHz
Answer: (c)
Reason: The read / write line belongs to the address bus.a
Answer: (a)
Reason: Busy waiting is to allow the CPU wait for a busy device.
FIAFIAFIAFIAFIAFIAFIA

COMPUTER SYSTEM ARCHITECTURE SET 10

Questions 91 To 100

91.	Which of the following Addressing Modes specifies a register which contains the memory address of the operand?
	(a) Indirect Addressing Mode
	(b) Register Addressing Mode
	(c) Register Indirect Addressing Mode (d) Index Addressing Mode
	(e) Base Address Register Addressing Mode.
92.	Identify the term, which indicate a set of Logical Addresses.
	(a) Memory space
	(b) Disk space
	(c) Address space
	(d) Location (e) Page frame.
93.	Which of the following is false related to Stack?
	(a) Stack Pointer points to the top most element of the stack
	(b) Only PUSH and POP operations are applicable (c) Implements FIFO
	(d) Useful for nested loops, subroutine calls etc
	(e) Efficient for arithmetic expression evaluation.
94.	Which of the following is the method in which the unit receiving the data responds with
	another control signal?
	(a) Timing sequence (b) Synchronous
	(c) Strobe
	(d) Short message service
	(e) Handshaking.
95.	What is the page replacement algorithm in which there is a replacement of a page, which will not be used for the longest period of time?
	(a) MFU
	(b) LRU
	(c) OPT
	(d) FIFO
	(e) LFU.
96.	Of the following, what is an input device for which finger shows the cursor movement?
	(a) Mouse
	(b) Scanner
	(c) Microphone (d) Trackball
	(e) Glide pad.
97.	Consider the following unsigned decimal numbers:
	i. 6543.
	ii. 4444.
	What is the result after subtracting (i) by taking the 10's complement of (ii)?
	(a) 2098

	(b) 2099 (c) 2096 (d) 2097 (e) 2095.
98.	What is the octal equivalent of given binary number? 011001
	(a) 32 (b) 31 (c) 34 (d) 33 (e) 35.
99.	Which of the following describes the Mnemonic SPA?
	 (a) Skip If (Address Resister) Positive (b) Skip If (Accumulator) Positive (c) Skip If (Adder-Subtractor) Positive (d) Skip If (Associative Mapping) Positive (e) Skip If (Assembler) Positive.
100.	Which of the following is correct related to the circuit diagrams?
	 (a) Sequential circuit is an interconnection of only logic gates (b) Sequential circuit is an interconnection of only flip flops (c) Combinational circuit is an interconnection of logic gates (d) Combinational circuit is an interconnection of flip flops (e) Part of a combinational circuit is a sequential circuit.

Ans	w94er:	(c)
Rea	ison:	Addressing mode that specifies a register which contains the memory address of the operand is Register Indirect Addressing Mode.
Ans	w92er:	(c)
Rea	ison: /	Address space indicate a set of Logical Addresses.
Ans	w9⊖8r:	(c)
Rea	ison: \$	Stack does not Implement FIFO but implements LIFO.
Ans	√94 r:	(e)
Rea	ison: I	Handshaking is the method in which the unit receiving the data responds with another control signal.
Ans	w9 5 r∶	(c)
Rea	ison:	The page replacement algorithm in which there is a replacement of a page, which will not be used for the longest period of time is OPT.
Ans	w96r:	(e)
Rea	ison:	The input device for which finger shows the cursor movement is Glide pad.
Ans	w9 ĕ r:	(b)
Rea	ison: (543- 4444= 2099
Ans	w9 6 r:	(b)
Rea	ison:	The octal equivalent of 011001 =31.
Ans	√9 9 r:	(b)

Reason: \$	PA stands for Skip If (Accumulator) Positive
Answen:	(c)
Reason: (Combinational circuit is an interconnection of logic gates.

Questions 101 To 110

101.	Of the following, identify the memory usually written by the manufacturer.
	(a) RAM
	(b) DRAM
	(c) SRAM (d) ROM
	(d) ROM (e) Cache Memory.
	(c) Sacric Memory.
102.	What does D stands for in D-flip flop?
	(a) Direct
	(b) Don't care
	(c) Double
	(d) Delay (e) Data.
	(o) Baia.
103.	Consider that the program is executed from main memory until it attempts to reference a page that is still in auxiliary memory. Identify this condition.
	(a) Page Found
	(b) Page Fault
	(c) Page Hit
	(d) Page Miss
	(e) Page Replace.
104.	DMA stands for
	(a) Direct Memory Address
	(b) Direct Main Address
	(c) Direct Memory Access
	(d) Direct Main Access (e) Device Memory Access.
	(e) Device Memory Access.
105.	What is the symbol to represent a state in the state diagram?
106.	Consider DR \leftarrow M [AR], Identify the operation.
	(a) Arithmetic Operation
	(b) Shift Operation
	(c) Memory Write
	(d) Memory Read
	(e) Memory Cycle.
107.	A computer has memory of 256k words of 32 bits each, how many bits are required to
	specify the address part?

	(a) 16 bits (b) 12 bits (c) 8 bits (d) 18 bits (e) 10 bits.
108.	Which one of the following can be called as a peripheral? (a) Control Unit (b) Arithmetic Unit (c) Speakers (d) Logic Unit (e) Main Memory.
109.	is a symbol for (a) OR (b) XOR (c) AND (d) NAND (e) NOR.
110.	What is the operation sets to 1 the bits in one register where there are corresponding 1's in the second register? (a) Selective Complement (b) Selective Clear (c) Selective Set (d) Mask (e) Insert.

Answell:	(d)				
	Reason: ROM is the memory usually written by the manufacturer.				
102.	Answer: (e)				
	Reason: D stands in D-flip flop stands for Data.				
Answleβ:	(b)				
Reason: The program is executed from main memory until it attempts to reference a page that is still memory called Page Fault.					
Answl⊕4:	(c)				
Reason: [DMA stands for Direct Memory Access.				
Answeβ5:	(b)				
Reason:	he symbol to represent a state in the state diagram is				
Answe6:	(d)				
	Reason: DR ← M [AR] is Memory Read.				
Answien:	(d)				
Reason: /	A computer has memory of 256k words of 32 bits each, 18 bits are required to specify the address				
	part.				
Answle6:	(c)				

Re	ason:	Speakers can be called as a peripheral.
An	s ₩0 0:	(c)
Re	ason:	s a symbol for AND.
An	s ₩6 0:	(c)
Re	ason:	Selective Set is the operation sets to 1 the bits in one register where there are corresponding 1's in the second register.

Questions 111 To 120

111.	What is represented by D ₇ l'T in the instruction cycle?	
	(a) Register – Reference Instructions (b) Program Interrupt (c) Input-Output Instructions (d) Branch Instruction (e) Memory Reference Instructions.	
112.	What is the (r-1)'s complement of 345 in octal number system?	
	(a) 342 (b) 234 (c) 243 (d) 432 (e) 423.	
113.	What is described by the Mnemonic SHRA?	
	(a) Arithmetic shift left (b) Logical shift right (c) Logical shift left (d) Circular shift right (e) Arithmetic shift right.	
114.	Which of the following terms describe that the information which will be used in near future is likely to be in use already?	
	(a) Spatial Locality (b) Locality (c) Hit ratio (d) Temporal Locality (e) Effective access time.	
115.	CISC stands for	
	(a) Control Instruction Set Completeness (b) Complex Instruction Set Conversion	
	(c) Complex Instruction Set Computer (d) Control Instruction Set Computer (e) Complex Instruction Set Control.	

116.	What are the three state gates in a digital circuit?		
	 (a) Logic 0, Logic 1 Complement, High Impedance (b) Logic 0 Complement, Logic 1, High Impedance (c) Logic 0 Complement, Logic 1 Complement, High Impedance (d) Logic 0, Logic 1, Low Impedance (e) Logic 0, Logic 1, High Impedance. 		
117.	What is the table that lists the required inputs for a given change of state?		
	(a) Characteristic table (b) Truth table (c) Null table (d) Excitation table (e) Binary table.		
118.	Microphone is a/an		
	(a) Output device (b) Storage device (c) Input device (d) Processing device (e) Printing device.		
119.	Of the following phases, identify the phase in which the programs must reside in the main memory.		
	(a) Deletion (b) Execution (c) Printing (d) Reading (e) Insertion.		
120.	(x')'= (a) x ² (b) 0 (c) 1 (d) x (e) x'.		

Answield:	(a)			
Reason: [n: p7I'T in the instruction cycle represents Register –reference instructions.			
Answie2:	(d)			
	Reason: (r-1)'s complement of 345 in octal number system is 432.			
Answieß:	(e)			
Reason: \$	HRA stands for Arithmetic shift right.			
Answiela:	(d)			
Reason:	1. 1			
	already.			
Answiel5:	(c)			
	Reason: CISC stands for Complex Instruction Set Computer.			
Answie6:	(e)			

	Reason: The three state gates in a digital circuit Logic 0, logic 1, high impedance
Answieli7:	(d)
	Reason: The table that lists the required inputs for a given change of state is Excitation Table.
Answle6:	(c)
Reason: I	dicrophone is a Input device.
Answeie:	(b)
	Reason: Execution is the phase in which the programs must reside in the main memory.
Answie0:	(d)
Reason: (x')' = x.

COMPUTER SYSTEM ARCHITECTURE QUESTIONS AND ANSWERS 121 TO 130

Computer System Architecture

Questions 121 To 130

121.	Of the following, what is a input device for which finger shows the cursor movement.	
	(a)	Mouse
	(b)	Scanner
	(c)	Trackball
	(d)	Glide pad
	(e)	Microphone.
122.	Whic	h of the following describes the Mnemonic SPA?
	(a)	Skip If (Accumulator) Positive
	(b)	Skip If (Adder-Subtractor) Positive
	(c)	Skip If (Associative Mapping) Positive
	(d)	Skip If (Assembler) Positive
	(e)	Skip If (Address Resister) Positive.
123.	Of th	e following, identify the memory usually written by the manufacturer.
	(a)	RAM

	(b)	ROM		
	(c)	DRAM		
	(d)	SRAM		
	(e)	Cache Memory.		
124.		Consider that the program is executed from main memory until it attempts to reference a page that is still in auxiliary memory. Identify this condition.		
	(a)	Page Found		
	(b)	Page Fault		
	(c)	Page Hit		
	(d)	Page Miss		
	(e)	Page Replace.		
125.	What	is the symbol to represent a state in the state diagram?		
126.	A computer has memory of 256k words of 32 bits each, how many bits are required to specify the address part?			
'				
	(a)	16 bits		
	(a) (b)	16 bits 12 bits		
	(b)	12 bits		
	(b)	12 bits 8 bits		
	(b) (c) (d)	12 bits 8 bits 18 bits		
127.	(b) (c) (d) (e)	12 bits 8 bits 18 bits		
127.	(b) (c) (d) (e)	12 bits 8 bits 18 bits 10 bits.		
127.	(b) (c) (d) (e)	12 bits 8 bits 18 bits 10 bits.		
127.	(b) (c) (d) (e) V is a	12 bits 8 bits 18 bits 10 bits. symbol for OR		
127.	(b) (c) (d) (e) V is a (a) (b)	12 bits 8 bits 18 bits 10 bits. symbol for OR XOR		

128.	What is represented by D ₇ l'T in the instruction cycle?		
	(a)	Input-Output Instructions	
	(b)	Register–reference instructions	
	(c)	Program interrupt	
	(d)	Branch instruction	
	(e)	Memory Reference Instructions.	
129.	What	is described by the Mnemonic SHRA?	
	(a)	Arithmetic shift left	
	(b)	Logical shift right	
	(c)	Logical shift left	
	(d)	Arithmetic shift right	
	(e)	Circular shift right.	
130.	CISC	stands for:	
	(a)	Control Instruction Set Completeness	
	(b)	Complex Instruction Set Computer	
	(c)	Complex Instruction Set Conversion	
	(d)	Control Instruction Set Computer	
	(e)	Complex Instruction Set Control.	

	Answer	Reason
121 . [)	Is the input device for which finger shows the cursor movement
122. A	١	SPA stands for Skip If (Accumulator) Positive
123 . E		ROM is the memory usually written by the manufacturer.

124 . E		The program is executed from main memory until it attempts to reference a page that is still in auxiliary memory called Page Fault.
125.	В	is the symbol which represent a state in the state diagram
126. A		A computer has memory of 256k words of 32 bits each, 18 bits are required to specify the address part.
127 . A	١	V is a symbol for OR
128 . E		D ₇ l'T in the instruction cycle represents Register –reference instructions
129 . [)	SHRA stands for Arithmetic shift right
130 . E		CISC stands for complex instruction set computer.

Questions 131 To 140

131.	Of the following phases, Identify the phase in which the programs must reside in the main memory. (a) Deletion (b) Printing (c) Execution (d) Reading (e) Insertion.
132.	What are the three state gates in a digital circuit? (a) Logic 0, Logic 1 Complement, high impedance (b) Logic 0 Complement, Logic 1, high impedance (c) Logic 0 Complement, Logic 1 Complement, high impedance (d) Logic 0, logic 1, Low impedance (e) Logic 0, logic 1, high impedance.
133.	Which of the following is false related to Stack? (a) Stack Pointer Points to the top most element of the stack (b) Only PUSH and POP operations are applicable (c) Implements FIFO (d) Useful for nested loops, subroutine calls etc., (e) Efficient for arithmetic expression evaluation.
134.	Which of the following is the method in which the unit receiving the data responds with another control signal? (a) Timing Sequence (b) Synchronous (c) Strobe (d) Short message service (e) Handshaking.
135.	Consider the following unsigned decimal numbers

	i. 6543 ii. 4444 Subtract (i) by taking the 10's complement of (ii) (a) 2098 (b) 2099 (c) 2096 (d) 2097 (e) 2095.
136.	(x')' = (a) x ² (b) 0 (c) 1 (d) x (e) x'.
137.	Which of the following addressing modes specifies a register which contains the memory address of the operand? (a) Indirect Addressing Mode (b) Register Addressing Mode (c) Register Indirect Addressing Mode (d) Index Addressing Mode (e) Base Address Register Addressing Mode.
138.	What is the octal equivalent of given binary number? 011001 (a) 32 (b) 31 (c) 34 (d) 33 (e) 35.
139.	Which of the following is correct related to the circuit diagrams? (a) Sequential circuit is an interconnection of only logic gates (b) Sequential circuit is an interconnection of only flip flops (c) Combinational circuit is an interconnection of logic gates (d) Combinational circuit is an interconnection of flip flops (e) Part of a combinational circuit is a sequential circuit.
140.	What does D stands for in D-flip flop? (a) Direct (b) Don't care (c) Double (d) Delay (e) Data.

131C	Is the phase in which the programs must reside in the main memory.
132E	Is the three state gates in a digital circuit
133C	Stack does not Implement FIFO but implements LIFO
134E	Hand shaking is the method in which the unit receiving the data responds with another control signal

135B	6543- 4444= 2099
136 D	(x')' = x
137C	Register indirect addressing mode. Is the addressing mode that specifies a register which contains the memory address of the operand
138B	The octal equivalent of 011001 =31
139C	Combinational circuit is an interconnection of logic gates.
140E	D stands in D-flip flop stands for Data

Questions 141 To 150

141.	Identify the term, which indicate a set of Logical Addresses.	
141.	(a) Memory space	
	(b) Disk space	
	(c) Address space	
	(d) Location	
	(e) Page Frame.	
	(e) Fage Flame.	
142.		
	(a) Direct Memory Address	
	(b) Direct Main Address	
	(c) Direct Memory Access	
	(d) Direct Main Access	
	(e) Device Memory Access.	
143.	Consider DR ← M [AR], Identify the operation.	
	(a) Arithmetic Operation	
	(b) Shift Operation	
	(c) Memory Write	
	(d) Memory Read	
	(e) Memory Cycle.	
144.	What is the (r-1)'s complement of 345 in octal number system?	
	(a) 342	
	(b) 234	
	(c) 243	
	(d) 423	
	(e) 432.	
145.	Which of the following terms describe that the information which will be used in near future is	
145.		
	likely to be in use already?	
	(a) Spatial Locality	
	(b) Locality	
	(c) Hit ratio	
	(d) Temporal Locality	
	(e) Effective access time.	
146.	What is the table that lists the required inputs for a given change of state?	
	(a) Characteristic table	
	(b) Truth table	
	(c) Null table	

	(d) Excitation table (e) Binary table.
147.	Microphone is a\an (a) Output device (b) Storage device (c) Input device (d) Processing device (e) Printing device.
148.	What is the operation sets to 1 the bits in one register where there are corresponding 1's in the second register? (a) Selective Complement (b) Selective Clear (c) Selective Set (d) Mask (e) Insert.
149.	Which one of the following can be called as a peripheral? (a) Control unit (b) Speakers (c) Arithmetic Unit (d) Logic unit (e) Main Memory.
150.	What is demonstrated in the given figure? (a) MICR (b) Bar Code Reader (c) Joy Stick (d) Track Ball (e) Wand Reader.

141C	Address spaces Indicate a set of Logical Addresses.
142C	DMA stands for Direct Memory Access
143D	DR ← M [AR] is Memory Read
144E	(r-1)'s complement of 345 in octal number system is 432
145D	Temporal Locality describe that the information which will be used in near future is likely to be in use already.
146D	Excitation table is the table that lists the required inputs for a given change of state
147C	Microphone is a Input device
148C	Selective Set is the operation sets to 1 the bits in one register where there are corresponding 1's in the second register
149B	Speakers can be called as a peripheral.
150B	Bar code reader.

COMPUTER SYSTEM ARCHITECTURE SET 16

Questions 151 To 160

151.	Which of the following binary number is equivalent to 20? (a) 10100 (b) 100 (c) 000010 (d) 11111 (e) 10111.
152.	The Hexadecimal number system has a radix of (a) 10 (b) 2 (c) 8 (d) 16 (e) 5.
153.	What is equivalent of -35₁₀ in 8-bit 2's complement representation? (a) 01011101 (b) 11011111 (c) 11011101 (d) 00101101 (e) 11001101.
154.	The BCD equivalent of decimal number 32.94 is (a) 0011 0010 . 1001 0100 (b) 1011 0010 . 1001 0100 (c) 0011 0010 . 1001 0010 (d) 100010 . 1001 0100 (e) 0010 0010 . 1001 0010.
155.	The code which can represent numbers, characters, and special characters are called (a) Gray code (b) BCD code (c) EBCDIC code (d) Alphanumeric code (e) ASCII code.
156.	In a Hamming code for transmitting a data of 4-bit, how many parity bit(s) is/are used? (a) One (b) Two (c) Three (d) Four (e) Zero.
157.	The Boolean expression $F = AB'C'D + AB'CD' + A'BCD$ can be written as (a) $F = \sum m (7, 8, 9)$ (b) $F = \sum m (7, 9, 10)$ (c) $F = \sum m (7, 8, 10)$ (d) $F = \sum m (7, 6, 10)$ (e) $F = \sum m (6, 9, 10)$.
158.	The Boolean expression $F(A,B,C,D) = \sum m(0, 3)$ is (a) $(A + B + C' + D') (A + B + C + D)$ (b) $(A + B' + C' + D') (A' + B' + C' + D')$ (c) $(A' + B' + C' + D') (A' + B' + C + D)$ (d) $(A + B' + D') (A' + B + C + D')$

```
(A + B + D') (A' + B' + C + D').
        (e)
159.
        In a Karnaugh map the adjacent minterms can be combined only if the configuration is
        (b)
                2 x n
       (c)
        (d)
                2^n
       (e)
                2<sup>n-1</sup>
160.
        For realizing the Boolean expression AC + AD + BC + BD how many number of inputs are needed?
                 4
        (b)
                12
        (c)
        (d)
                16
        (e)
                 2.
```

Answ/61:	(a)			
	10100 is the binary number which is equivalent to 20.			
Answ/52:	(d)			
Reason:	The Hexadecimal number system has a radix of 16.			
Answ/63:	(c)			
Reason:	The equivalent of -35₁₀ in 8-bit 2's complement representation is 11011101.			
Answ /54 :	(a)			
Reason:	The BCD equivalent of decimal number 32.94 is 0011 0010 .1001 0100.			
Ans √√55 :	(d)			
Reason:	The code which can represent numbers, characters, and special characters are called Alphanumeric code.			
Ans ∜∮6:	(c)			
	In a Hamming code for transmitting a data of 4-bit, three parity bits are used.			
	(b)			
Reason:	The Boolean expression $F = AB'C'D + AB'CD' + A'BCD$ can be written as $F = \sum m (7, 9, 10)$.			
Ans ∜68:	(a)			
Reason:	: The Boolean expression $F(A,B,C,D) = \sum m(0,3)$ is $(A + B + C' + D')(A + B + C + D)$			
Ans √169:	(a)			
Reason:	In a Karnaugh map the adjacent minterms can be combined only if the configuration of 2.			
	(c)			
Reason:	For realizing the Boolean expression AC + AD + BC + BD the number of inputs needed are 12.			

COMPUTER SYSTEM ARCHITECTURE SET 17

Questions 161 To 170

```
161. Using Karnaugh map SOP form of the expression
(B + C + D) (B' + C + D') (A' + B + C' + D') (A + B' + E') (A + B' + D') will be
(a) BCD + B'CD + A'BC'D' + AB'E' + AB'D'
(b) B'C'D' + BC'D + A'BC'D + A'BE' + A'BD
(c) B'C'D + A'B'C + ABC + BD'E' + ACD' + ABD'
(d) B'C'D' + BCD + AB'CD + A'BE + A'BD
```

	(e) $BCD + B'C'D + A'BCD' + ABE + AB'D'$.			
162.	The number of input variables which a NOT gate can have is (a) One			
	(b) Two			
	(c) Three			
	(d) Four			
	(e) Any number.			
163.	The unique output for a NAND logic gate is a 0 (a) When all inputs are 0			
	(b) When all the inputs are 1			
	(c) When any one input is 0			
	(d) When any one input is 1			
	(e) All of the above.			
164.	The states of a bus may be (a) Logic 0, logic 1 and Low impedence			
	(b) Logic 0, logic –1 and high impedence			
	(c) Logic –2, logic –1 and high impedence			
	(d) Logic –1, logic 1 and high impedence			
	(e) Logic 0, logic 1 and high impedence.			
165.	The binary pattern 101110 is an answer received after adding two numbers in a 6-bit two's complement system. The			
	answer in decimal system is			
	(a) -45			
	(b) -44			
	(c) -18			
	(d) -13 (e) +45.			
	(e) + 45.			
166.	A 4-bit ALU which is based on 1'complement arithmetic is used to do the following addition.			
	1101			
	+1011 The answer should be:			
The answer should be: (a) Range overflow				
	(d) 8 (e) 24.			
	(0) 27.			
167.	Using Boolean algebra the reduced expression for function AB'C + ABC can be realized by using how many number of			
	gates?			
	(a) 7			
	(b) 3			
	(c) 2			
	(d) 11			
	(e) 8.			
168.	RISC stands for			
	(a) Reduced Instruction Sign Computers			
	(b) Reduced Instruction Set Computers			
	(c) Reduced Instruction Set Carry			
	(d) Reduced Invalid Set Computers			
	(e) Reset Instruction Set Computers.			

169.	A binary system based on Two's complement arithmetic gives the answer 110010. The decimal equivalent(s) of this answer is (a) 13 (b) -13 (c) -16 (d) -18 (e) -14.
170.	Which of the following statement is false ? (a) Combinational circuits has memory (b) Sequential circuits has memory (c) Sequential circuits is a function of time (d) Combinational circuits does not require feed back paths (e) Sequential circuits require feed back paths.

An s 1∧6e1r. :	(c)				
Reason :	: Using Karnaugh map SOP form of the expression				
	(B + C + D) (B' + C + D') (A' + B + C' + D') (A + B' + E') (A + B' + D') will be B'C'D + A'B'C + ABC + BD'E' + ACD' +				
	ÀBD'.				
Ans 1/62 .:	(a)				
Reason :	The number of input variables which a NOT gate can have is One.				
Ans 1/63. :	(b)				
Reason :	The unique output for a NAND logic gate is a 0 when all the inputs are 1.				
Ans 1∧6∕4 .:	(e)				
Reason :	States of bus may be Logic 0,logic 1 and high impedence				
Ans 1∧6÷5 .:	(c)				
Reason :	The binary pattern 101110 is an answer received after adding two numbers in a 6-bit two's complement system. The				
	answer in decimal system is – 18.				
Ans 1/666. :	(a)				
Reason :	The answer results in Range overflow when a 4-bit ALU which is based on 1'complement arithmetic is used to the				
	addition 1101 + 1011.				
Ans 1/6-7. :	(b)				
Reason :	The function AB'C + ABC can be realized by using 3 gates.				
Ans 1/68 .:	(a)				
Reason :	The equivalent binary number of 11.8125 ₁₀ is 1011.1101.				
Ans 1/69. :	(b)				
Reason :	The decimal equivalent of 110010 based on Two's complement arithmetic is –13.				
Ans 1v7e0 .:	(a)				
Reason :	Combinational circuits has memory.				

COMPUTER SYSTEM ARCHITECTURE SET 18

Questions 171 to 180

171.	Which of the following is responsible for coordinating various operations using timing signals?		
	(a)	Arithmetic-logic unit	
	(b)	Control unit	

	(c)	Memory unit
	(d)	Input unit
	(e)	Output unit.
172.	What k	ind of Information is stored inside the computer?
	(a)	Binary form
	(b)	ASCII code form
	(c)	Decimal form
	(d)	Alpha numeric
	(e)	Numeric form.
173.	A parit	y bit
	(a)	Is used to indicate uppercase letters
	(b)	Is used to detect errors
	(c)	Is the first bit in a byte
	(d)	Is the last bit in a byte
	(e)	Is used to indicate lowercase letters.
174.		input multiplexer has inputs A, B, C and D and select lines S ₀ and S ₁ . Which of the following statement(s) where
	the out	put F is given by
	Which	of the above statements is/are true ?
	(a)	Only (I) above
	(b)	Only (II) above
	(c)	Only (III) above
	(d)	Both (I) and (II) above
	(e)	Both (II) and (III) above.

175.	Consider the following Karnaugh map:			
	Which	of the following is the most compact form of Boolean expression which corresponds to the map?		
176.	What d	o you call the given statement as?		
		formation which will be used in near future is likely to be in use already is"		
	(a)	Spatial Locality		
	(b)	Locality		
	(c)	Hit ratio		
	(d)	Temporal Locality		
	(e)	Effective access time.		
177.	In which page replacement algorithm where there is a replacement of a page, which will not be used for the longest period of time?			
	(a)	MFU		
	(b) LRU			
	(c) OPT			
	(d) FIFO			
	(e)	LFU.		
178.	Which	of the following is supplied by one unit to indicate to other unit when the transfer has to occur?		
	(a)	Strobe pulse		
	(b)	Time slice		
	(c)	Access right		
	(d)	Logic gate		
	(e)	Program.		

179.	A Set of Logical Addresses as is called				
	(a) Memory space				
	(b) Disk space				
	(c) Address space				
	(d)	Location			
	(e) Pages.				
180.	Which of the following can be used for checking errors in transmission?				
	(a) Full duplex				
	(b) Half duplex				
	(c) CRC				
	(d) Full adder				
	(e)	Binary adder.			

An	s 1/2: 1.:	(b)					
Re	ason :	Arithmetic-logic unit is responsible for coordinating various operations using timing signals.					
An	s 1/722. :	(a)					
Re	ason :	The data inside a computer is represented in Binary form i.e (0's and 1's).					
An	s 1/23. :	(b)					
Re	ason :	A parity bit is used to detect errors.					
Ar	s 1/764. :	(d)					
Re	ason :	only (I) and (II) are correct.					
An	s 1/7255. :	a)					
Re	ason :	The most compact form of Boolean expression which corresponds to the map is					
An	s 11/26 .:	(d)					

Re	ason :	The information which will be used in near future is likely to be in use already is Temporal Locality				
Ar	is 1√27. ∷	(c)				
Reason: The page replacement algorithm where thee is a replacement of a page ,which will not be used for the longest time is OPT						
Ar	s 1√263. ∷	(a)				
Re	ason :	A Strobe pulse is supplied by one unit to indicate the other unit when the transfer has to occur				
Ar	s 1/729. :	(c)				
Re	ason :	A Set of Logical Addresses is called Address Space.				
Ar	s 1/6:0 .:	(c)				
Re	ason :	CRC is used for checking errors in transmission.				

Questions 181 To 190

181.	The computer architecture having stored program is				
` '	Harvard Ada		(b) Von-Neumar (e) Cobol.	nn (c) Pascal	
182.	The key techn	ology used in IV gen	eration computers is	·	
	MSI Transistors		(b) SSI (e) Vacuum Tub	(c) LSI	&VLSI
183.		o digit BCD numbers e value of x is	s. It is known that x + y is	s equal to 82(BCD) ar	nd x - y is equal
(a)	01000011	(b) 00001010	(c) 00101011 (d) 00100111 (e) 00)110010.
184.	The gray code	of a given binary nu	ımber 1001 is		
(a)	1110 0000.	(b) 0110	(c) 1101	(d) 1111	(e)
185.	When the addi	tion of two +ve num	bers results in a -ve value	e, then flag v	vill be set.
(a)	Over-flow Sign.	(b) Carry	(c) Parity	(d) E	(e)
186.		cuit that generates	the arithmetic sum of tv	vo binary numbers o	f any length is
	·				
(a)	Binary-Adder gate.	(b) Full-Adder	(c) Half-Adder	(d) Adder	(e) OR-
187.	Which of the +255?	following representa	ation requires the least r	number of bits to sto	ore the number
	BCD complement Unsigned binary	(e) Signed binary		ment (c)	1's

188.	The number of select input lines in an 8-to-1 multiplexer is				
(a)	1 (b) 8 (e) 3.	(c) 2	(d) 4		
189.	If F= AB' + C'D then F'=				
		(L) (AID) (OD!)		(-)	
(a)	(A+B')(C'+D) (AB')(CD')	(b) (A'B)+(CD')		(c)	
(d)	(A'+B)(C+D') (e) (A'+B)+(C+D').				
190.	Serial to parallel data conversion is do	one using			
(a)	Accumulator	(b) Shift Register		(c)	
	Counter	()		,	
(d)	CPU	(e) Control Unit.			

	181.	Answer: (b)		
		Reason :	The first computer architecture having stored program is Von-Neumann	
	182. Answer: (c)			
Rea	son:	Large-so	ale integrated and very large-scale integrated circuits are used in the IV generation.	
	183.	Answer: (a)		
		Reason :	The x value is 01000011	
	184.	Answer: (c)		
		Reason :	The gray code of 1001 is 1101	
	185.	Answer: (a)		
		Reason :	Over –flow flag will be set .	
	186.	Answer: (a)		
		Reason :	The binary adder is used to add binary numbers of any length	
	187.	Answer: (d)		
		Reason :	Unsigned binary representation occupies less space to store the number +255.	
	188.	Answer: (e)		
		Reason :	If 2 ⁿ data inputs lines are connected to a MUX then there will be n Selection lines.	
		Fo	r 8-to -1 MUX 2³ input lines and 3 selection lines are possible	
	189.	Answer: (d)		
		Reason :	The complement of AB' +C'D is (A'+B) (C+D')	
Γ	190.	Answer: (b)		
		Reason :	Shift registers are used for serial to parallel data. Conversion.	

COMPUTER SYSTEM ARCHITECTURE SET 20

Questions 191 to 200

191.	What does D stand for in a D flip-flop?				
(a)	Direct	(b) Don't care	(c) Data	(d) Device	(e)

	Disk.					
192.	Which of the following is not an advanta	Which of the following is not an advantage of asynchronous circuits?				
(a)	Higher speed	Higher speed (b) Low power consumption				
(c)	Smaller design effort	(d) No need to provide clock generation circuit	itry			
(e)	Simple functions.					
193.	Carry in half-adder can be obtained using					
(a)	X-OR gate (b) AND gate Inverter.	(c) OR gate (d) X-NOR gate	(e)			
194.	CACHE memory is implemented using _					
(a)	Dynamic RAM EA RAM	(b) Static RAM	(c)			
(d)	ED RAM	(e) EP RAM.				
195.	CISC stands for					
(a)	Control Instruction Set Completeness					
(b)	Complex Instruction Set Conversion					
(c)	Complex Instruction Set Computer					
(d)	Control Instruction Set Conversion					
(e)	Complex Instruction Set Control.					
196.	BUN instruction stands for					
(a)	Branch conditionally	(b) Branch unconditionally				
(c)	Boot unconditionally	(d) Begin unconditionally				
(e)	Branch and save return address.					
197.	Information transfer from one register t	to another is designated in symbolic form by m	eans of			
(a)	Control functions (b) OP-Code (c) Registers					
(d)	Stack operation (e) Replacement operator.					
198.	DMA stands for					
(a)	Direct Memory Address	(b) Direct Main Address				

(c)	Direct Memory Access	(d) Direct Main Access	5	
(e)	Device Memory Access.			
199.	is a symbol to denote a part of a	register.		
(a)	{}	(b) ()	(c) <>	
(d) :	à (e)			
200.	structure is useful in the evalu	uation of postfix arithmeti	c expression.	
(a)	Stack (b) Queue Tree.	(c) Linked List	(d) Graph	(e)

200(a)

191-с

192-a

193-d

194-b

195-с

196-b

197-b

198-c

COMPUTER SYSTEM ARCHITECTURE SET 21

Questions 201 To 210

201.	When a large number of registers is included in the CPU, it is most efficient to connect them through a					
(a) (d)	ALU QUEUE	(b) Memory Register (c) STACK (e) Bus system.				
202.	The register that	at keeps track of the	e address of next instruction	on to be executed is		
(a)	AC DR.	(b) PC	(c) IR	(d) AR	(e)	
203.	The correspond	dence between the	main memory blocks and	d those in the cache is	specified by	
(a)	Miss penalty Hit rate		(b) Replacemen	t algorithms	(c)	

(d)			(e) Mapping function	ons.	
204.	Which one of the fo	llowing can be called a	is a peripheral?		
(a) (d)	Control unit Logic unit		(b) Arithmetic unit (e) Main memory.		
205.	The set of physical	addresses is called			
(a)	Disk Space Pages	(b) Addr	ess Space		(c)
(d)	Frames	(e) Loca	tion.		
206.	The device that is a	Illowed to initiate data	ransfer on the bus is	called	_•
(a) (d)	Bus master Bus request	(b) Bus arbitration (e) Parallel bus.	(c) Bus cycle		
207.	The DMA transfer technique where transfer of one word data at a time is called				·
(a)	Cycle stealing Hand-shaking		(b) Memory stealing		(c)
(d)	Inter-leaving		(e) Bus stealing.		
208.	interface is data one bit at a tin	s used to connect the ne.	processor to I/O dev	rices that require t	ransmission of
(a)	Parallel Input	(b) Serial (e) Bus.	(0	c) Output	(d)
209.	In based addressin	g mode, instruction cor	ntains		
(a)	Base address address		(b) Displacement		(c) Absolute
(d)	Relative address		(e) Indirect address.		
210.	A hand-shake base	d protocol for data trar	sfer is an example of	type of da	ta transfer.
(a) (d)	Synchronous Parallel	(b) Asynchronous (e) Indirect.		(c) Serial	

201.	Answer: (a)				
	Reason : All registers in a CPU are connected through ALU				
202.	Answer: (b)				
	Reason: Program Counter contains the address of the next instruction to be executed				
203.	Answer: (e)				
Reason	The corresponding between the main memory blocks and those in the cache is specified by a mapping function, because the basic characteristic of cache memory is fast access time. Therefore, very little or no time must be wasted when searching for words in the cache.				
204.	Answer: (c)				
	Reason: Speakers can be called as a peripheral as all others are part of the system.				
205.	Answer: (b)				
	Reason: The collection of address spaces in a physical memory is called address space.				
206.	Answer: (a)				
	Reason: The Bus master is allowed to initiate data transfer on the bus.				
207.	Answer: (a)				
	Reason: Transfer of one word data at a time using DMA transfer technique is called Cycle Stealing.				

208.	Answer: (b)	
	Reason :	Serial interface transfers one bit at a time, whereas others can handle more than one bit.
209.	Answer: (b)	
	Reason :	In a based addressing mode the displacement is the address field.
210.	Answer: (b)	
	Reason :	Asynchronous data transfer

Questions 211 to 220

211.	bits	are used to denote	a character.	
(a)	16 8	(b) 7 (e) 32.	(c) 2	(d)
212.	The fastest p	rocessor chips today	have an internal clock	k rate of at least
(a)	100 MHZ 300 MHZ.	(b) 200 MHZ	(c) 400 MHZ	(d) 250 MHZ (e)
213.	Octal number	736.4 is converted	to decimal as	
(a)	(475.5) ₁₀ (477.5) _{10.}	(b) (479.5) ₁₀	(c) (478.5) ₁₀	(d) (476.3) ₁₀ (e)
214.	Conversion o	f the decimal 41.687	5 into binary number v	vill be
(a)	110001.1101		(b) 10000.10	011 (c) 101001.1011
(d)	101101.1011		(e) 101111.1	011.
215.	The addition of	of two binary number	rs in 2's complement x	x=1010100 and y=1000011
(a)	11010110 11000111.	(b) 11110011	(c) 01111011	(d) 10010001 (e)
216.	Floating point	is always interprete	d to represent a numb	er in the following form
(a)	M * r ^e e	(b) M ^{e *} r (e) E ^{m *} r.	(c) E * * m	(d) M *
217.	If 1's are map	ped in a k-map the E	Boolean function is in t	the form
(a)	Sum of produ	cts	(b) Product of	of sums
(c)	Subtraction ar Sum of sums		(d) Addition a	nd subtraction (e)
218.	A combination	nal circuit that perfor	rms the addition of two	o input bits and a carry from

	the previous lower significant position is called				
(a)	Full-adder subtractor		(b) Half-adder	(c) Full-	
(d)	Half-subtractor		(e) Full-Divider.		
219.	Which of the follo be implemented w		is a universal gate as a	ny digital system can	
(a)	AND gate (e) XOR gate.	(b) NAND gate	(c) OR gate	(d) SR gate	
220.		circuit that converts ique output lines is	binary information from	n n input lines to a	
(a)	Decoder		(b) Encoder	(c) Full adder	
(d)	Half adder		(e) Half-Subtractor.		

211.	Answer:	(d)
	Reason :	Every character is represented with 8 bits in the main memory
212.	Answer:	(c)
	Reason :	The fastest processor chips today have an internal clock of at least 200MHZ
213.	Answer:	(c)
	Reason :	7*82+3*81+6*80+4*8-1
		=7*64+3*8+6*1+0.5
		=448+24+6+0.5
		=478.5
214.	Answer:	(c)
	Reason :	The binary equivalent of 41.6875 is (101001.1011) ₂
215.	Answer:	(d)
	Reason :	x= 1010100
		The 2's complement of y is 0111101

		10010001
	216.	Answer: (a)
		Reason: Floating point is always interpreted to represent a number in the following form
		M*r°
	217.	Answer: (a)
		Reason: To get the Boolean function in sum of products form we should group 1's in the k-map.
	218.	Answer: (a)
Rea	ison :	Two inputs are directed, one towards XOR gate and towards AND gate and also a combinational circuit that performs the addition o two input bits.
	219.	Answer: (b)
		Reason: NAND gate is generally called as universal gate.
	220.	Answer: (a)
		Reason: Decoder uses address inputs as binary numbers and produces output signal on.

Questions 221 to 230

221.	The outputs of sequential circuits are functions of		
(a)	External inputs (b) Present state of flip-flops		
(c)	Next state of the flip-flop	(d) External outputs	(e) Logic gates.
222.	In which type of flip-flop the intermediate condition of the SR flip-flop(When S=R=1) is eliminated?		
(a)	Edge-triggered flip-flop	(b) JK flip-flop	(c) D flip-flop
(d)	S flip-flop	(e) T flip-flop.	
223.	How many flip-flops make up a register of 8 bits?		
(a)	6 (b) 7 16 (e) 32.	(c) 8	(d)
224.	What is the maximum count achieved by a counter with four flip-flops?		
(a)	10 (b) 15	(c) 9	(d)

	16	(e) 8.		
225.	Given the characteristic table of a JK flip-flop. Find the missing output value			
		J	К	Q(t +1)
		0	0	Q(t)
		0	1	0
		1	0	1
		1	1	
(a)	Q(t) Q'(t)	(b) Q'(t + 1) (e) 0.	(c) 1	(d)
226.	Which of the foll	owing digital circuit	is called a data selector?	
(a)	Multiplexer		(b) De-multiplexer	(c) Half-adder
(d)	Full-adder		(e) Decoder.	
227.	Information transfer from one register to another in designated in symbolic form by means of a			
(a)	Control functions Code		(b) OP- (c) Registers	
(d)	Stack operation		(e) Replacement of	pperator.
228.	The control cond	dition is terminated v	vith a	
(a)	Comma Hash	(b) Semicolon (e) Dot.	(c) Colon	(d)
229.		ddress of the operar	nd in a computation-type i	nstruction or the target
(a)	Indirect address Branch address		(b) Effective addre	ess (c)
(d)	Return address		(e) Direct address	S.
230.	Stack is a	list.		
(a)	FIFO OFLI	(b) LIFO (e) LFIO.	(c) FILO	(d)

	221.	Answer: (b)
		Reason: The present state of a flip-flop is generally the outputs of a sequential circuit.
İ	222.	Answer: (b)
Re	ason :	In RS flip-flop two new connections from Q and Q' back to original input gates eliminate the intermediate condition.
Ì	223.	Answer: (c)
		Reason: 8 flip-flops require to make up a register of 8 bits.
İ	224.	Answer: (b)
		Reason:
ı	225.	Answer: (d)
		Reason: 15 is the maximum count achieved by the counter with 4 flip-flops.
İ	226.	Answer: (a)
		Reason : Complement state of Q(t)
İ	227.	Answer: (e)
Re	ason :	A replacement operator consist of the information transfer from one register to another is designated in symbolic form
ı	228.	Answer: (c)
		Reason : The control condition is terminated with a colon
İ	229.	Answer: (b)
Re	ason:	Effective address is the address of the operand in a computation-type instruction or the target address in a branch type instruction.
	230.	Answer: (b)
		Reason: The Stack is opened only one end. The operation of a Stack is Last In First Out.

Questions 231 To 240

	connect then through	a		
	ALU		(b) Memory Registe	er (c) STACK
(d)	QUEUE		(e) Bus system.	
232.	The ROM position of called	f main memory is	needed for storing a	in initial program is
(/	BOIS Complier		(b) Bootstrap loade (e) Assembler.	er (c) Flash
233.	The correspondence	between the main		nose in the cache is
	specified by a		,	
	Miss penalty algorithms	(c) Hit rate	(b) Replacement	
	Page fault		(e) Mapping function	
234.	Techniques that automemory when they ar		ograms and data bloc ution are called	
(a)	Associative mapping Virtual memory		(b) Main memory	(c)
(d)	Cache memory		(e) Logical memory.	
235.	Virtual memory is use	d to increase the ap	parent size of the	memory.
(a)	Secondary (b) Associative (e	Main) Cache.	(c) Auxiliary	(d)
236.	The device that in	allowed to initia	te data transfer on	the bus is called
	·			
(a)	Bus Master		(b) Bus Arbitration	(c) Bus
	cycle			
	Bus request		(e) Parallel Bus.	
	routine executed in res	ponse to an interru		
(a)	Sub-routine Vectored interrupt (d) S	Parial interrupt	(b) Interrupt acknow	/leage Convince
238.			he processor to I/O o	
230.	transmission of data of		ne processor to 1/O t	devices that require
(a)	Input (e			(d)
239.	The selected target co	ontroller responds b	y asserting	
(a)		SEL e) BSY.	(c) DB5	(d)
240.			ler to transfer one data	word at a time after
	which must return cor		the CPU.	
(a)	Cycle stealing Memory stealing		(b) Bus stealing	(c)
(d)	Burst transfer		(e) Bus controlling.	

	231.	Answer: (a)
Re	eason :	Bus system connect different component s whereas ALU performs arithmetic and logical calculations and memory register is for storage purpose.
	232.	Answer: (b)
Re	ason :	ROM portion of main memory is needed for storing an initial program is called Boot Strap Loader program. It will load

	operating system files from disk to main memory.		
233.	Answer: (e)		
Reason	The corresponding between the main memory blocks and those in the cache is specified by a mapping function, because the basic characteristic of cache memory is fast access time. Therefore, very little or no time must be wasted when searching for words in the cache.		
234.	Answer: (c)		
Reason	A virtual memory system provides a mechanism for translating program generated address into correct main memory locations. This is done dynamically, while programs are being executed in the CPU. The translation or mapping is handled automatically by the hardware by means of a mapping table.		
235.	Answer: (b)		
	Reason: Virtual memory is used to increase the apparent size of the main memory.		
236.	Answer: (a)		
	Reason: The Bus master is allowed to initiate data transfer on the bus.		
237.	Answer: (e)		
	Reason: Interrupt service routine is executed in response to an interrupt request.		
238.	Answer: (b)		
	Reason: Serial interface transfers one bit at a time, whereas others can handle more than one bit.		
239.	Answer: (e)		
	Reason: BSY is the selected target controller responds by asserting.		
240.	Answer: (a)		
Reason	Cycle Stealing is the technique allows the DMA controller to transfer 1 data word at a time, after which must return control of the buses to the CPU.		

Questions 241 To 250

241.	Specify the Complement for the equation, F=AB+C'D'+B'D.`			
	(a) (A+B')(C'+D)(B+ (A'+B')(C+D)(B+D') (c) (A'+B')(C'+D')+(,	(b) (d)	
	(A'+B')+(C+D)+(B'+I	,	(4)	
	(e) (A'+B')(C'+D')(B	+D').		
242.	Identify the input dev	vice in which finger sho	ows the cursor movemer	nt.
	(a) Mouse Microphone (e) Trackball.	(b) Scanner	(c) Glide pad	(d)
243.	Name the keyword t	o specify the number of	of pixels displayed on the	e screen.
	(a) Cell Resolution (e) Refresh rate.	(b) Color depth	(c) Monitor size	(d)
244.	Subtract the given subtrahend. 5250 -	•	nbers by taking the 10's	s complement of the
	(a) 3928 3927	(b) 3828 (e) 3729.	(c) 3929	(d)

245.	From the given k-map, give the simplified equation for F.			
	(a) D + B'C (b) BC' (e) D + BC	D'+BC	(c) D + B'C'	(d) D+
246.	If XY = 0 then what is the	value of X Y	?	
	(a) X (b) (x+Y) (e) XY) Y	(c) (X'+Y')	(d)
247.	Specify the hexadecimal e	quivalent of a d	ecimal number , 10.	
	(a) A (b) D (e) E.	В	(c) C	(d)
248.	Identify the 2's complemen	t of 101010101		
	(a) 010101010 (b) (d) 110101011 (e)	101010101 010101011.	(c) 010101000	
249.	Name the operation repres	ented by .		
	(a) OR (b) COMPLEMENT (e) NOR	AND	(c) XOR	(d)
250.	Which one of the following	instructions rep	presents .	
	(a) Memory reference reference		(b) Register	
	(c) I/O instruction (e) None of the above.		(d) A and C above)

241.	Answer: (b)		
Reason:	As OR gates becomes AND gates & values change to their complements		
F' = (A' + B))(C+D)(B+D').		
242.	Answer: (c)		
Reason:	Glide pad is a input device for which finger shows the cursor movement.		
243.	Answer: (d)		
Reason:	Resolution is the number of pixels displayed on the screen.		
244.	Answer: (c)		
Reason:	10's complement as 1321 = 8679 5250 + 8679		
	3929 – discard the carry.		
245.	Answer: (a)		
Reason:			
D + E			
246.	Answer: (d)		
Reason:	If $XY = 0$ $X Y = X + Y$.		
247.	Answer: (a)		
Reason:	The Hexadecimal equivalent of a decimal number, 10 is A.		
248.	Answer: (e)		
Reason:	2's complement of 101010101 is 010101011.		
249.	Answer: (b)		
Reason:	" denotes AND.		
250.	Answer: (b)		

Questions 251 To 260

251.	Specify the expansion for ISZ.		
	(a) Invalid to skip if Zero	(b) Increment and se	et if
	Zero (c) Increment and sign if Zero	(d) Increment and sl	rin if
	Zero	(a) moromone and or	up II
	(e) Increment and save if Zero.		
252.	Only Push and Pop operations are applicable	le to which one of the fo	llowing.
	(a) Queue (b) Tree	(c) Stack	(d)
050	Array (e) Table.		
253.	Identify the addressing mode, which has contains the memory address of the operan-		g a register which
	(a) Register mode mode	(b) Direct address	ing
	(c) Relative addressing mode	(d) Indirect address	sing
	mode		
254	(e) Register indirect mode. Specify the Mnemonic SHRA description.		
. 204	' '	(b) Arithmetic chift	
	(a) Arithmetic shift right	(b) Arithmetic shift	
	(c) Logical shift right (d) Logical shift left		
255	(e) Circular shift right. Identify the expansion for RISC.		
255.	' '	"\ 5	0.10
	(a) Reduced Instruction Sign Computers (c) Reduced Instruction Set Carry	(b) Reduced Instruction	
	(c) Reduced Instruction Set Carry (d) Reduced Invalid Set Computers (e) Reset Instruction Set Computers.		
256.	What are the states of a bus in a computer s	system?	
	(a) Logic 0,logic 1 and low impedence	(b) Logic 0,logic -1 a	
	(c) Logic -2,logic -1 and high impedence (e) Logic 0,logic 1 and high impedence.	(d) Logic -1,logic 1 a	nd high impedence
257.	Which one of the following gives the inform	ation about, the data us	sed in near future is
	likely to be in use already?	,	
	(a) Spatial locality	(b) Locality	(c) Hit ratio
	(d) Temporal locality	(e) Effective access	
258.	What is the page replacement algorithm wh will not be used for the longest period of time		ent of a page ,which
	(a) MFU (b) LRU FIFO (e) LFU.	(c) OPT	(d)
259.	\ /		
	transfer has to occur?		
	(a) Strobe pulse (b) Time slice	(c) Access right	(d) Logic

	gate (e) Program.			
260.	Specify, what is a Set of Logical Addresses?			
	(a) Memory space (b) Disk space (c) Address space Location (e) Pages.	(d)		

251. Answer: (d) Reason: ISZ means increment and skiping zero 252. Answer: (c) Reason: Stack has Push and POP operations. 253. Answer: (e) Reason: It is Register indirect mode as the memory address is stored in the register. 254. Answer: (a) Reason: SHRA discribes Arithmetic Shift Right. 255. Answer: (b) Reason: RISC stands for Reduced Instruction Set Computers.	
252. Answer: (c) Reason: Stack has Push and POP operations. 253. Answer: (e) Reason: It is Register indirect mode as the memory address is stored in the register. 254. Answer: (a) Reason: SHRA discribes Arithmetic Shift Right. 255. Answer: (b)	
Reason: Stack has Push and POP operations. 253. Answer: (e) Reason: It is Register indirect mode as the memory address is stored in the register. 254. Answer: (a) Reason: SHRA discribes Arithmetic Shift Right. 255. Answer: (b)	
253. Answer: (e) Reason: It is Register indirect mode as the memory address is stored in the register. 254. Answer: (a) Reason: SHRA discribes Arithmetic Shift Right. 255. Answer: (b)	
Reason: It is Register indirect mode as the memory address is stored in the register. 254. Answer: (a) Reason: SHRA discribes Arithmetic Shift Right. 255. Answer: (b)	
254. Answer: (a) Reason: SHRA discribes Arithmetic Shift Right. 255. Answer: (b)	
Reason: SHRA discribes Arithmetic Shift Right. 255. Answer: (b)	
255. Answer: (b)	\dashv
Reason: RISC stands for Reduced Instruction Set Computers.	
256. Answer: (e)	\Box
Reason: The status as a bus is Logic 0,logic 1 and high impedence.	
257. Answer: (d)	\Box
Reason: Temporal Locality specifies the information which will be used in near future is likely to be in use already.	
258. Answer: (c)	\Box
Reason: OPT is the algorithm where there is a replacement of a page, which will not be used for the longest period of time	€.
259. Answer: (a)	
Reason: Strobe pulse is supplied by one unit to indicate the other unit when the transfer has to occur.	
260. Answer: (c)	
Reason: A Set of Logical Addresses is called Address spece.	

COMPUTER SYSTEM ARCHITECTURE SET 27

Questions 261 To 270

261.	Which one of the following is a memory whose duty is to store most frequently used data?		
	(a) Main memory (b) Cache		
	memory (c) ROM		
	(d) Auxiliary memory	(e) PROM.	
262.	What is demonstrated in the	given figure?	
	(a) MICR Stick	(b) Bar Code Reader (c) Joy	
	(d) Track Ball	(e) Wand Reader.	
000		(-)	
263.	How many bytes equals Peta	pyte (PB)?	

		(e) 1000.	(c) Trillion	(d)
264.	What is stored in the	e Stack Pointer?		
	(a) Operations	(-I) A-I-I £ t	(b) Addressing	method
	(c) Stack data value (e) Address of next	es (d) Address of top instruction	o item	
265.			ecify the floating point re	presentation?
	(a) r+m° m+r° (e) m*r°	(b) m*r	(c) r*me	(d)
266.		ion in which, the con ed sequence of micro	ntrol information is stored o-operations.	in the control memory
	(a) Computer Microprogrammed (e) Control.	(b) Hardwired	(c) Internal	(d)
267.	Identify the method signal.	in which the unit re	ceiving the data respond	ds with another control
	(a) Handshaking (c) Synchronous (e) Short message	service.	(b) Timing sequ(d) Strobe	ence
268.	Which one of the fo	lowing can be used	for checking errors in tra	nsmission?
	(a) Full duplex		(b) Half	
	duplex (d) Full adder	(c) CRC	n.r
269.	Name the gate give	n in the diagram.	(e) Binary adde	ਈ. -
	Traine are gate give			
	(a) AND gate		(h) OP gata	(0)
	(a) AND gate NAND gate		(b) OR gate	(c)
	(d) Inverted AND g		(e) Inverted OR	gate.
270.	Which of the following	ng can be called as ι	universal gate?	
	(a) NOT AND	(b) NOR (e) XOR.	(c) OR	(d)

261.	Answer: (b)
Reason:	Cache memory is a memory whose duty is to store most frequently used data.
262.	Answer: (b)
Reason:	Bar Code Reader is shown in the figure.
263.	Answer: (a)
Reason:	Petabyte (PB) is about 1 Quadrillion bytes.
264.	Answer: (d)
Reason:	Stack Pointer stores Address of top item.
265.	Answer: (e)
Reason:	Floating point number has m*re i.e. mantissa is multiplied by dadix to the power of exponent.
266.	Answer: (d)
Reason:	In a Microprogrammed organization, the control information is stored in the control memory to initiate the required

		sequence of micro-operations.
	267.	Answer: (a)
Re	eason:	The method in which the unit receiving the data, responds with another control signal is referred as Handshaking.
	268.	Answer: (c)
Re	eason:	CRC – Cyclic Redundancy Check can be used for checking errors in transmission.
	269.	Answer: (d)
Re	eason:	The figure represents Inverted AND gate.
	270.	Answer: (b)
Re	eason:	NOR is a universal gate.

Questions 271 To 280

271.	According to the Demorgan's Theorem, what is the value of F', where F=P'Q+RS.		
	(a) (P+Q')(R'+S') (d) (P+Q)(R'+S')	(b) (P'+Q')(R'+S') (e) (P'+Q')(R'+S).	(c) (P+Q')(R+S)
272.		which involves to de	monstrate speech
	recognition.		
	(a) Speakers	(b) Scanner	(c) Light
	pen (d) Microphone	(e) CD-Player.	
273.	Identify the circuit which gives one output		
	(a) Demultiplexer (d) Encoder	(b) Multiplexer (e) Sequential Circ	
274.	Subtract the given unsigned decimal nur subtrahend. 6543-4444.		
	(a) 2098 (b) 2099 2097 (e) 2095.	(c) 2096	(d)
275.	From the given k-map, the simplified equa	ation for F is	
	(a) ac+ab' (b) a'c+ab a'c'+ab' (e) a'c+a'b'.	(c) a'c+ab'	(d)
276.	Simplify AB+AB'.		
	(a) A (b) B (A+B) (e) AB.	(c) (A'+B')	(d)
277.	The octal number of 011001 is	·	
	(a) 32 (b) 31 33 (e) 35.	(c) 34	(d)
278.	The 10's complement of 9999 is	·	
	(a) 9999 (b) 0000 0001 (e) 1000.	(c) 1111	(d)
279.	Which of the following depicts the figure b	elow	
	15 14 13 12 11	0	
	1 1 1 1 1		

	(a) Register reference instruction (c) Memory reference		(b) I/O (d) A and		
280.	Identify the formula for XNOR gate.		(e) A or C.		
	(a) A'B+B'A A.B	(b) A'B'+AB (e) A'B.	(c) A+B	(d)	

	271.	Answer: (a)				
R	ason:	According to the Demorgan's Theorem , the value of F', where F=P'Q+RS is (P+Q')(R'+S').				
Ī	272.	Answer: (d)				
		Reason: Microphone is a input device, which involves to demonstrate speech recognition.				
	273.	Answer: (b)				
		Reason: The circuit which gives one output from n number of inputs is Multiplexer.				
	274.	Answer: (b)				
Re	eason: The subtraction of given unsigned decimal numbers by taking the 10's complement of the subtrahend , 6543-44 2099.					
Ī	275.	Answer: (c)				
		Reason:				
		From the given k-map, the simplified equation for F is a'c+ab'				
	276.	Answer: (a)				
		Reason: AB + AB' = A(B + B') = A.				
	277.	Answer: (b)				
		Reason: The octal number of 011001 is 31.				
Ī	278.	Answer: (d)				
		Reason: The 10's complement of 9999 is 0001.				
İ	279.	Answer: (b)				
		Reason: The figure depicts Input output instruction as the last four bits are 1's.				
	280.	Answer: (b)				
		Reason: The formula for XNOR gate is A'B'+AB.				

COMPUTER SYSTEM ARCHITECTURE SET 29

Questions 281 To 290

281.	Name the addressing mode, which invol operand.	ves PC content to know the address of the
		(b) Relative addressing mode(d) Register Indirect mode
282.	The Mnemonic SPA describes	
	(a) Skip If (Address Resister) Positive	(b) Skip If (Accumulator) Positive

	(c) Skip If (Adder-Subtrate)		(d) Skip If (Associative	Mapping) Positive
283.	The states of a bus ma			
		nigh impedence	(b) Logic 0,logic -1 and (d) Logic -2,logic -1 an	
284.	Acronym for CAR is			
	(a) Control Address Re (c) Control Adder Regis (e) Cache Address Reg	ster	(b) Content Address (d) Control Address F	
285.	The page replacement not been used more fre		ere is a replacement of	a page ,which has
	(a) MFU FIFO (e)	(b) LRU) LFU.	(c) OPT	(d)
286.	Ais supplie occur.	d by one unit to indic	cate the other unit when	the transfer has to
	pulse (e) Progra	m.	(c) Logic gate	(d) Strobe
287.	A page frame is also ca	illed as	·	
		(b) Block (e) Print document.		
288.	demonstrates	_•		
	(a) Glide Pad (d) Mouse		(c) Bar Code Reader	•
289.	1 GB isb	ytes.		
	(a) 1 073 741 826 821		(b) 1 073 741 828	(c) 1 073 741
	(d) 1 073 741 822		(e) 1 073 741 824.	
290.	Stack Pointer stores	·		
	(a) Address of top item			(b)
	Operations (c) Addressing Method			(d) Stock data
	values			(d) Stack data
	(e) Address of next inst	ruction.		

Answer: (b)		
The addressing mode, which involves PC content to know the address of the operand is Relative addressing mode.		
Answer: (b)		
Reason: The Mnemonic SPA describes Skip If (accumulator) Positive.		
3. Answer: (c)		
Reason: The states of a bus may be Logic 0,logic 1 and high impedance.		
Answer: (a)		
Reason: Acronym for CAR is Control Address Register.		
Answer: (e)		
TI A F A F		

Re	ason:	The page replacement algorithm where there is a replacement of a page ,which has not been used more frequently is Least Frequently used.		
Ī	286.	Answer: (d)		
Re	ason:	A Strobe pulseis supplied by one unit to indicate the other unit when the transfer has to occur.		
ſ	287.	Answer: (b)		
		Reason: A page frame is also called as Block.		
ſ	288.	Answer: (b)		
		Reason:		
	demonstrates joy stick			
Ī	289.	Answer: (e)		
		Reason: 1 GB is 1 073 741 824 bytes.		
Ī	290.	Answer: (a)		
		Reason: Stack Pointer stores Address of top item.		

	Reason: Stack Pointer stores Address of top item.				
COM	PUTER SYSTEM ARCHI		uestions 291 To 300		
		Q	uestions 291 10 300		
291.	Name the binary cocconsecutive numbers.	de where there is onl	y one bit of difference	e between two	
292.	(a) Excess-3 code (d) Gray code Which one of the follow	ving is correct ?	(b) EBCDIC code (e) 2421 code.	(c) ASCII code	
(a) (b) (c) (d) (e) 293.	Sequential circuit is an interconnection of only flip flops Combinational circuit is an interconnection of logic gates Combinational circuit is an interconnection of flip flops Part of a combinational circuit is a sequential circuit.				
294.	(a) Seconds is assigned with 0 (b) Signal counter is assigned with 0 (c) Sequence counter is assigned with 0 (d) Synchronous clear (e) Subroutine call.				
	(a) RAM		(b) ROM	(c)	
295.	DRAM (d) SRAM is		(e) Cache Memory.		
296.	(a) AND gate gate (d) NOR gate Which of the following i	is false related to the lo	(b) OR gate(e) Inverted OR gate.gic gates?	(c) NAND	
297.	(a) NOT=BUFFER (c) NAND=AND+NOT (e) Inverted OR=NOT+ Transistors belong to _	OR. generation of the	(b) NOR=OR+NOT (d) XNOR=XOR+NOT computer evolution.		
	(a) First	(b) Second	(c) Third	(d) Fourth	

298.	(e) Fifth.		function, x(y+z)=xy+xz.	
	(a) Commutative law	ŭ	(b) Associative law	(c) Demorgan's
299.	Law (d) Distributive law BCD code is also call	ed as	(e) Involution law.	
300.	(a) EBCDIC gray (e) 8421. Identify the equation f	(b) 2421	(c) Excess -3	(d) Excess-3
300.	(a) A B C (d) A' B' C'	or the sum in the) A B'
Answ	vers			
291.	Answer: (d)			
Reason:	Gray Code is the bina	ry code where th	ere is only one bit of difference	e between two consecutive numbers.
292.	Answer: (c)			
Reason:	Combinational circuit is a			tial includes both flip flops and logic gates and part
293.	Answer: (c)			
	Reason: SC←0, sp	pecifies sequence	e counter is assigned with 0.	
294.	Answer: (b)			
	Reason: ROM is the	e memory usuall	y written by the manufacturer.	
295.	Answer: (d)			
	Reason: is NOR ga	ite.		
296.	Answer: (a)			
Reason:	NOT=BUFFER is fals area.	e and all other a	re true as not gives complem	ent of the values where as buffer is simply a storaç
297.	Answer: (b)			
	Reason: Transistors	s belong to seco	nd generation of the computer	evolution.
298.	Answer: (d)			
	Reason: The law fo	or the given Boole	ean function, x(y+z)=xy+xz is o	distributive law.
299.	Answer: (e)			
	Reason: BCD code	is also called as	8421 code.	
300.	Answer: (a)			
	Reason: The equat	ion for the sum ir	n the full adder is A B C.	

Questions 301 To 310

301.	1. Specify the Complement for the equation, F=AB+C'D'+B'D.`					
	(a) (A+B')(C'+D)((A'+B')(C+D)(B+	Ď')	(b)	(b)		
	(c) (A'+B')(C'+D') (e) (A'+B')(C'+D'))(B+D').	(d) (A'+B')+(C-	, , ,		
302.	Identify the input	device in which finger sho	ows the cursor mo	vement.		
	(a) Mouse (e) Trackball.	(b) Scanner	(c) Glide pa	. ,		
303.	Name the keywo	rd to specify the number of	of pixels displayed	on the screen.		
304.	(a) Cell(e) Refresh rate.Subtract the given	(b) Color depth	(c) Monitor s umbers by taking	ize (d) Resolution g the 10's complement of the		
	subtrahend. 525	0 - 1321				
205	(a) 3928 3927	(b) 3828 (e) 3729.	(c) 3929	(d)		
<i>3</i> 05.	From the given k	-map, give the simplified of	equation for F.			
200		(b) D'+BC (e) D + BC.	(c) D + B'C'	(d) D +		
300.	If XY = 0 then wr	nat is the value of XY?				
207	(a) X (X+Y)	(b) Y (e) XY.	(c) (X'+Y')	(d)		
JU1.	Specify the nexa	decimal equivalent of a de		J.		
308.	(a) A D Identify the 2's c	(b) B (e) E. omplement of 101010101.	(c) C	(d)		
309.	(a) 010101010 (d) 110101011 Name the operat	(b) 101010101 (e) 010101011. ion represented by .	(c) 010101000			
	(a) OR COMPLEMENT	(b) AND	(c) XOR	(d)		
310.	Which one of the	following instructions rep	resents .			
	(a) Memory refer (c) I/O instruction (e) None of the a		ce (d) A and C	above		
			Answ	rers		
	301. Answer:	(b)				
	(A'+B')(C+D)(B+E		values change to	their complements		
Reas	302. Answer: son: Glide pad i 303. Answer:	s a input device for which	finger shows the	cursor movement.		
Reas		is the number of pixels di	splayed on the sci	reen.		
Reas		ement as 1321 = 8679 52	50 + 8679			
				3929 – discard the carry.		
	305. Answer:	(a)				

Reason: Simplify eight 1's grouped toget D and remaining four 1's to get B'C

D + B'C.

306. Answer: (d)
Reason: If XY = 0 XY = X + Y.

307. Answer: (a)

Reason: The Hexadecimal equivalent of a decimal number, 10 is A.

308. Answer: (e)

Reason: 2's complement of 101010101 is 010101011.

309. Answer: (b) Reason: "denotes AND. 310. Answer: (b)

Reason: As 15th bit is 0 and Opcode 111 Register reference.

COMPUTER SYSTEM ARCHITECTURE SET 32

(e) Logic 0,logic 1 and high impedance.

•••		-	
		Questions 311	To 320
311.	Specify the expansion for ISZ.		
	(a) Invalid to skip if Zero Zero	(b) Increment an	d set if
	(c) Increment and sign if ZeroZero(e) Increment and save if Zero.	(d) Increment and	d skip if
312.	Only Push and Pop operations are applicable	le to which one of th	ne following.
	(a) Queue (b) Tree Array (e) Table.	(c) Stack	(d)
313. Identify the addressing mode, which has instruction specifying a rememory address of the operand.			a register which contains the
	(a) Register mode mode	(b) Direct addr	essing
	(c) Relative addressing mode mode	(d) Indirect add	ressing
314.	(e) Register indirect mode. Specify the Mnemonic SHRA description.		
	(a) Arithmetic shift right left	(b) Arithmetic sh	ift
315.	(c) Logical shift right(d) Logical shift left(e) Circular shift right.Identify the expansion for RISC.		
	(a) Reduced Instruction Sign Computers (c) Reduced Instruction Set Carry (e) Reset Instruction Set Computers.		uction Set Computers lid Set Computers
316.	What are the states of a bus in a computer	system?	
	(a) Logic 0,logic 1 and low impedance (c) Logic -2,logic -1 and high impedance		1 and high impedance 1 and high impedance

	317.	317. Which one of the following gives the information about, the data used in near future is likely to be in use already?			
	(a) Spatial locality(d) Temporal locality318. What is the page replacement algorithm where not be used for the longest period of time?			(b) Locality (e) Effective access nere thee is a replacem	
	319.	(a) MFU FIFO Which one of the f	(b) LRU (e) LFU. ollowing is supplied by on	(c) OPT se unit to indicate the other	(d) ner unit when the transfer
		has to occur?			
	320.	(a) Strobe pulse gate(e) Program.Specify, what is a	(b) Time slice Set of Logical Addresses?	(c) Access right	(d) Logic
		(a) Memory space Location	(b) Disk space (e) Pages.	(c) Address space	(d)
	Ans	wers			
311.	Answe	er: (d)			
	ISZ me Answe	eans increment and er: (c)	skipping zero		
	Stack h	nas Push and POP oer: (e)	pperations.		
Reason: 314.	It is Re Answe		as the memory address i	is stored in the register.	
Reason: 315.	SHRA Answe	describes Arithmetic er: (b)	Shift Right.		
Reason: 316.	RISC s Answe		nstruction Set Computers	3.	
Reason: 317.		atus as a bus is Logi er : (d)	c 0,logic 1 and high impe	dance.	
		ral Locality specifies er: (c)	the information which wi	ll be used in near future	is likely to be in use already.
Reason: 319.	OPT is		e there is a replacement of	of a page, which will not	be used for the longest period of time.
Reason: 320.	Strobe pulse is supplied by one unit to indicate the other unit when the transfer has to occur.				
Reason:	A Set o	of Logical Addresses	s is called Address space.		

Questions 321 to 330

321. Which one of the following is a memory whose duty is to store most frequently used data?

	(a) Main memory memory		(b) Cache	
	(d) Auxiliary memory	(e) PROM.		
322.	What is demonstrate	d in the given fig	jure?	
	(a) MICR Stick		(b) Bar Code R	eader (c) Joy
	(d) Track Ball		(e) Wand Read	er.
323.	How many bytes equ	uals Petabyte (Pl	B)?	
	(a) Quadrillion Billion	(b) Million (e) 1000.	(c) Trillion	(d)
324.	What is stored in the	Stack Pointer?		
	(a) Operations		(b) Addressing	method
	(c) Stack data values	s (d) Address of	top item	
	(e) Address of next in	nstruction.		
325.	Which one of the foll	owing is used to	specify the floating point re	presentation?
	(a) r+m ^e	(b) m*r	(c) r*me	(d) m+re(e) m*re.
326.	Name the organizati initiate the required s			ed in the control memory to
	(a) Computer Microprogrammed	(b) Hardwired	(c) Internal	(d)
	(e) Control.			
327.	Identify the method i	n which the unit	receiving the data responds	s with another control signal.
	(a) Handshaking		(b) Timing seque	ence
	(c) Synchronous		(d) Strobe	
	(e) Short message s	ervice.		
328.	Which one of the foll	owing can be us	ed for checking errors in tra	insmission?
	(a) Full duplex duplex		(b) Half (c) CRC	
	(d) Full adder		(e) Binary adde	er.

	(a) AND gate gate		(b) OR gate	(c) NAND
	(d) Inverted AND g	ate	(e) Inverted OR gate.	
330	. Which of the follow	ring can be called as univers	sal gate?	
	(a) NOT AND	(b) NOR (e) XOR.	(c) OR	(d)
Ans	swers			

321. Answer: (b)

Reason: Cache memory is a memory whose duty is to store most frequently used data.

322. Answer: (b)

Reason: Bar Code Reader is shown in the figure.

323. Answer: (a)

Reason: Petabyte (PB) is about 1 Quadrillion bytes.

324. Answer: (d)

Reason: Stack Pointer stores Address of top item.

325. Answer: (e)

Reason: Floating point number has m*re i.e. mantissa is multiplied by dadix to the power of exponent.

326. Answer: (d)

Reason: In a Microprogrammed organization, the control information is stored in the control memory to initiate the required sequence of micro-operations.

327. Answer: (a)

Reason: The method in which the unit receiving the data, responds with another control signal is referred as Handshaking.

328. Answer: (c)

Reason: CRC – Cyclic Redundancy Check can be used for checking errors in transmission.

329. Answer: (d)

Reason: The figure represents Inverted AND gate.

330. Answer: (b)

Reason: NOR is a universal gate.

COMPUTER SYSTEM ARCHITECTURE SET 34

Questions 331 To 340

331	. (x')'							is
(a)	x ² (e) x'.	(b) 0	(c) 1		(d)	Х		
332		circuit that converts ines is		on from n	- input lii	nes to	o a maxir	num of
(a) 333	Decoder.	(b) Full adder nd for in D-flip flop?	(c) Half adde	er	(d) Enc	oder		(e)
(a) 334	Delay.	(b) Don't care	. ,		(d) Do			(e)
	Combination circ atch .'n' number of bits	uit s gives	(b) Sequent (e) Flip flo number				nary syste	em.
` ,	(e) 2-n.	(b) 2_n se of the cache mo	(c) 2 ⁿ emory is mea		. ,	2+n of a	quantity	called
(d) Ir	Initialization Ration Hit Ration hit Ration hit Ration hit Ration hit Ration hit Ration hit Ration		(b) Address		a?			(c)
	Main Memory lagnetic tape . The expanded fo	rm of ASCII is	(b) Cache i (e) CD.	memory	(c) Mag	gnetic	disk	
٠,		ard Code for Information and Code for Information	•					

	(d) American Stand (e) American Stand	ard Code for Interchan ard Code for Inventory ard Code for Interchar always interpreted to	Interchange nge Inventory.	in the following form.	
	(a) m * r° e ^m * r.	(b) me* r	(c) e ^{r*} m	(d) m * e	(e)
	340	is the number syst	em understood by th	ne computer.	
	(a) Octal (e) Assembly.	(b) Hexa decimal	(c) Decimal	(d)Binary	
			Ar	nswer:	
331.	Answer: (d)				
	Reason: The compl	ement of x' is x itself			
332.	Answer: (e)				
Reason:	A combinational circu Decoder	it that converts binary	information from r	n- input lines to a max	timum of 2 ⁿ unique output lines is
333.	Answer: (c)				
	Reason: The D stan	ds for Data.			
334.	Answer: (e)				
	Reason: The binary cell capable of storing one bit of information is called Flip flop.				
335.	Answer: (c)				
		of bits gives 2 ⁿ numbe	r of combinations in	a binary system.	
336.	Answer: (c)				
	•	mance of the cache me	emory is measured i	in terms of a quantity ca	alled Hit ratio
337.	Answer: (d)				
220	·	f sequential access me	edia is Magnetic tap	9	
338.	Answer: (b)	ACOU!- A		fti l-tl	
339.	Answer: (a)	or ASCII is American S	tandard Code for in	iormation interchange	
333.	` '	int is always interprete	nd to represent a nu	mhar as m * re	
340.	Answer: (d)	onit is always interprete	ed to represent a nui	IIIDEI as III I	
340.	` '	ie number system und	erstood by the comr	nuter	
	Noason . Dilialy is ti	io number system unu	crational by the comp	Juliot.	

Questions 341 To 350

341. Given the characteristic table of a JK flip-flop, find the missing ou	ıtput value.
---	--------------

S R Q (t+1)

0 0 1 1 (a) 342 .	1 0 1 Q(t)	Q (t) 0 1 (b) Q'(t+1) ool to denote a part of a (b) ()	(c) 1 (d) Undetermined register (c) < >	(e) Q'(t). (d)	
. ,	(e)		. ,		
	AC	(b) PC	ess of next instruction to be (c) IR	(d) AR	
` '	(e) DR. If all the bits of the	()	.,	mon clock pulse, then it is	
(d) T	Loading ransfer CISC stands for _		(b) Parallel Loading (c) (e) Increment.	Serial Loading	
(b) (c) (d) (e)	b) Complex Instruction Set Conversion c) Complex Instruction Set Computer d) Control Instruction Set Computer				
. ,	(e) Page Replace		(c) Page Hit (d) Page Miss	
(c) D (e) D	Direct Memory Accirect Memory Accive Memory Acci	ess cess.	(b) Direct Main Address (d) Direct Main Access duty is to store least frequently used data.		
(a) (d) R	Main memory OM	·	(b) Cache memory (c) A (e) PROM. esent a state in the state o	uxiliary memory	
	is a symbol for _	(b) (e) .	(c) (AND	(d) NAND	
(a)	OR (e) NOR.	(b) XOR	(c) AND	(d) NAND	

341. Answer: (d)

Reason: The missing in that is undetermined.

342. Answer: (b)

Reason: The symbol to denote a part of a register is ()

343. Answer: (b)

Reason: The register that keeps track of the address of next instruction to be executed is Program Counter

344. Answer: (b)

Reason: If all the bits of the register are loaded simultaneously with a common clock pulse, then it is known as parallel loading

345. Answer: (c)

Reason: CISC stands for Complex Instruction Set Computer

346. Answer: (b)

Reason: The program is executed from main memory until it attempts to reference a page that is still in auxiliary memory, this condition is called as page fault

347. Answer: (c)

Reason: DMA stands for Direct Memory Access

348. Answer: (c)

Reason: Auxiliary memory is a memory whose duty is to store least frequently used data.

349. Answer: (b)

Reason: is a symbol to represent a state in the state diagram

350. Answer: (a)

Reason: The given symbol is for OR

COMPUTER SYSTEM ARCHITECTURE SET 36

Questions 351 To 360

351.	The function of the		is to store programs and data.			
٠,	CU (Control Unit) ALU (Arithmetical Logic Unit) Formula for r's complement is		(b) Secondary Med (d) INPUT device	mory (e) OUTPUT device.		
. ,	((r ⁿ -1)-N) (e) (r ⁿ -1)+N. Unicode is a	(b) (r ⁿ –N)	(c) (r ⁿ –1)N	(d) (r ⁿ)²–N		
(d) U	Uniform Code Iniversal Code is a symbol for _	(e) Unit Code gate?	(b) Union Code	(c) Universal Condition		
(a)	NOR (e) OR.	(b) XOR	(c) XNOR	(d) NAND		
355.	` '	onsists of how many	number of outputs?			

d) D	Only or epends	on the sel	ect lines is a formula for X	(b) No output (e) Two outputs. OR gate	(c) Depends on the input		
,	A'B+Al (e) A²+	·B².	(b) AB+BA	(c) (A+B)(A-B)			
	•			mory during			
(a)	Deletio (e) Inse		(b) Execution	(c) Printing	(d) Reading		
358.	The de	cimal num	ber equivalent to 110	00011 will be			
(a)	98 (e) 97.		(b) 100	(c) 96	(d) 99		
359.	. ,		er stores				
c) (e)	Instruction Data of	tion which f		(b) Address of the ne (d) Next Instruction whi			
(a)	Superv	risor	(b) Monitor	(c) Manager (d) Co	ntroller (e) All of the above.		
			Answers				
	351.	Answer:	(b)				
		Reason:	Secondary Memory	is used to store program	ms and data		
	352.	Answer:	(b)				
		Reason :	The formula for r's o	complement is (rn-N)			
	353.	Answer:	(d)				
		Reason :	Unicode is a univers	sal code			
	354.	Answer:	(b)				
		Reason :	the given gate is a	symbol for XOR gate			
	355.	Answer:	(a)				
		Reason :	MUTIPLEXER cons	sists of only single outpu	t		
	356.	Answer:	(d)				
		Reason :	A'B+B'A is a formul	a for XOR gate			
	357.	Answer:	(b)				
		Reason :	Programs must resi	de in the main memory	during execution		
	358.	Answer:	(d)				
		Reason :	The decimal number	er equivalent to 1100011	will be 99		
	359.	Answer:	(c)				
			-	stores instruction which	is currently executed		
	360.	Answer:	` '				
		Reason :	Control unit is also	called as Supervisor, Mo	onitor, Manager and Controller.		

Questions 361 To 370

361.	According to Boolean	n algebra A+1 =		-					
(a)		b) 0	(c) 1		(d)				
362.	A' According to Demorg	(e) B. gan's Law (A·B)' = _							
(a)) AB	(c) A' + B'		(d) A'-	B'			
363.	(e) A+B. The terms in the nota	ation m r ^e							
(b) (c) (d) (e)	Mantissa, Round and Mantissa, Radix and Mantissa, Range and Mantissa, Radix and Mantissa, Range and The equivalent dec following	Exponent d Exponent Element d Element.	hexadecimal	C4 is	obtained	from c	one	of	the
	C+4 C16)+(41) (e) C+(4	10)	(b) (C16)+	·(4+1)	(c) (C16	5)+(40)			
	The function of the _		is to store prog	grams ar	nd data.				
(c) (e)	CU (Control Unit) ALU (Arithmetical Log OUTPUT device. Gray Code is also ca			mory Uni	it)				
(e)	Decimal Code 2421 Code Octal Code. What does 'T' stands	s in T-flip flop	(b) Binary ((d) Reflecte		y Code				
(a) 368.	Top (b (e) Toggle. MUX consists of how) Type v many number of o	(c) Tempora	ary	(d) Ting	y			
(a) (c) (e)	Only one Depends on the input Two outputs.	t	(b) No out	s on the	select line	S			
	The (r-1)'s compleme	o) 234	(c) 243	15	(d) 4	30			
(a) 370 .	(e) 423. The operation DR ←	,	,		(u) 4	JZ			
(a) (c) (e)	Arithmetic Operation Memory Write Memory Read.		(b) Shift Ope (d) Memory						
		ļ	Answers						
361 362	Reason : Accordi	ng to Boolean algel ng to Demorgan's L		+ B'					
363				_					

Reason: The terms in the notation m* re are Mantissa, Radix and Exponent

364. Answer: (d)

Reason: The equivalent decimal number of hexadecimal C4 is obtained from C*16+4*1

365. Answer: (b)

Reason: The function of the Memory Unit is to store programs and data.

366. Answer: (d)

Reason: Gray Code is also called as Reflected Binary Code.

367. Answer: (e)

Reason: 'T' stands for Toggle in T-flip flop

368. Answer: (a)

Reason: MUX consists of only one output.

369. Answer: (d)

Reason: The (r-1)'s complement of 345 in octal number system is 432.

370. Answer: (e)

Reason : The operation DR \leftarrow M[AR] is known as Memory Read.

COMPUTER SYSTEM ARCHITECTURE SET 38

Questions 371 To 380

371.	The performance	of the cache me	emory is measured in	terms of a quantity called
(a)	Initialization Ratio (c) Hit Ratio		(b) Address Ratio	
	Instruction Ratio	Addresses is called ₋	(e) Miss Ratio.	
(d) L			(e) Pages	(c) Address space or reference a page that is still
. ,	Replace.	(b) Page Fault	(c) Page Hit	(d) Page Miss (e) Page
(b) (c) (d) (e)	Direct Memory Add Direct Main Addres Direct Memory Ad Direct Main Access Device Memory A	ss cess s ccess.	ea duty is to store least fr	requestly used data
3/3.			se duty is to store least fr	equently used data.
(d) A	Main memory uxiliary memory (e	•	(b) Cache memory	(c) ROM
376.	ISZ is an example	of	instructions	
(a)	I/O		(b) Memory Refere	ence (c) Register reference

	(d) Any type 377. BUN instruction stands for	(e) All types.	
(((a) Branch Conditionally b) Branch Unconditionally c) Boot unconditionally d) Begin Unconditionally e) Branch and save return address 378. If F= AB' + C'D then F'= 	i.	
	(a) (A+B')(C'+D) (b) (A'B)+(CD') (d) (A'+B)(C+D') (e) (A'+B)+(C+B) (a) (A+B)+(C+B)	D').	(c) (AB')(CD')
(((a) Reduced Instruction Set Compute b) Risk Instruction Set Computer c) Reduced Instruction Set Carry d) Reset Instruction Set Cache e) Reduced Instruction Serial Com 380. The corresponding 1's in the second	puter. operation sets to 1 the bits in	one register where there are
	(a) Selective Complement (d) Mask	(b) Selective Clear (e) Insert	(c) Selective Set

371. Answer: (c) Reason: The performance of the cache memory is measured in terms of a quantity called Hit Ratio 372. Answer: (a) Reason: A Set of Physical Addresses is called Memory space. 373. Answer: (b) Reason: The program is executed from main memory until it attempts to reference a page that is still in auxiliary memory; this condition is called as Page Fault. 374. Answer: (c) Reason: DMA stands Direct Memory Access. 375. Answer: (d) Reason: Auxiliary memory is a memory whose duty is to store least frequently used data. 376. Answer: (b) $\label{eq:Reason: ISZ is an example of Memory Reference instructions.}$ 377. Answer: (b) Reason: BUN instruction stands for Branch Unconditionally. 378. Answer: (d) Reason: If F = AB' + C'D then F' = (A'+B)(C+D'). 379. Answer: (a)

Reason: RISC stands for Reduced Instruction Set Computer.

380. Answer: (c)

Reason: The Selective Set operation sets to 1 the bits in one register where there are

corresponding 1's in the second register.

COMPUTER SYSTEM ARCHITECTURE SET 39

Questions 381 To 390

(a)	Binary Adder (e) OR gate.	(b) Full Adder	(c) Half Adder	(d) Adder
382.	When the carry		t and the carry out of verflow can be detected.	the sign bit are applied to
(a)	EX-NOR (e) X-OR.	(b) INVERTED O	R (c) OR	(d) NOR
383.		is		
(d) Ir	AND gate nverted AND gate Unicode is a		(b) OR gate (e) Inverted OR gate	(c) NAND gate e.
	Uniform Code Jniversal Code	is a combination of		(c) Universal Condition
(a)	Cell	(b) Map	(c) Digit	(d) Minterm
386.	is a	n example for		
(d) F 387.	ROM Which of the follo	(e) Internal storagowing can be called		
388.		the required inputs	for a given change of state	e is
٠,	Characteristic tal Null table	ple	(b) Excitation table (e) Binary table. is diagram for	. ,
(d) F	Encoder ull Adder Microphone is a		(e) Half Subtractor.	(c) Demultiplexer
	Output device Processing device		(b) Storage device(e) Printing device.	(c) Input device
			Answers	
381	. Answer: (a)			
	` '	it that generates the	e arithmetic sum of two bir	nary numbers of any length is
382	. Answer: (e)			
	. ,	into the sign hit and	the carry out of the sign	bit are applied to X-OR gate,

an overflow can be detected.

383. Answer: (d)

Reason:

is Inverted AND gate

384. Answer: (d)

Reason: Unicode is a Universal Code.

385. Answer: (e)

Reason: A Cell or Minterm is a combination of variables.

386. Answer: (c) Reason:

is an example for Input or output device.

387. Answer: (b)

Reason: NAND and NOR are both called as universal gates.

388. Answer: (b)

Reason: A table that lists the required inputs for a given change of state is Excitation

table.

389. Answer: (c)

Reason:

is diagram for Demultiplexer

390. Answer: (c)

Reason: Microphone is a Input device.

END