
1 Von-Numan Architecture



All parts are controlled by controll unit CFU and Connected together by Bus. Data can pass through bys in half Duplex mode to and from CFU memory holds programs a data known as stored program concept.

Memory is split to small cells with the camp size then original numbers are called address number.

Advantages

control unit gers data a instruction in the same way from one memory as simplifies design a development of the control unit.

Disadvantages

- sound instructors processing does not allows possible execution families execution are simulated later by the o.s.
- I one Bus is a Bottle nect
- accidently rewritten by an error in a program

@ CISC

CISC was developed to make compiler development easier a simple cisc is complex. Instruction set compete

RISC is designed to perform a smaller number of and types of computer instructors. It is nucleo processed that is designed to portain smaller number of computer instruction RISC is reduced instruction is set computer.

CISC

- More set of instructions Lesson set of Instruction
- -> More addressing mode -> Lesser addressing mode
- -> Minimum amount of RAM . -> More amount of RAM
- -) Focus is on Hardevere. -> Focus is on software to optimise.
- -> High Power consumption -> Low power consumption.
- -) CISC has variable instruction -) RISC has tixed instruction tormat.
- -> Single register set -> Muttiple register ser
- -> Less papelined -> Highly papelined.

- 3) There are four main types of sumber system
 - + Binary Number System (Base-2)
 - * octal number system (Base-8)
 - * Decimal Number system (Base-10)
 - * Hexadecimed number system (Base-66)

The Binary number system is used to storp the date in Computer.

The advantage of the actal number System is that it how fewer digits when compared to several other system, hence there would be fewer computation errors.

The decimal number system is the system that we can use in daily life.

The hexadecimal number system is used in computerto reduce the large Sized Strings of the binary system

Number Systems telps in representing the numbers in a small symbol set Binary numbers are mostly used in computer that use digits like o and I la calculating simple problems the numbers systems also help in converting one number system to another.

conversion from one number system to another number system

To convert a number from one of the binarylocally hexadecimally

System to one of the other Systems, we first convert it

into decimal system a then we convert is to the required

systems by using the below process.

Scanned with CamScanner

(a) Arthretic operates are used to porterm weatheratical calculators. Logical operates are used to porterm bodged operates 4 melude AND, OR, NOT. Boolean operate include AND, OR, XDR or NOT and can have one of two value true or false.

The arithmetic operators are addition (+) subtraction(-)
Multiplication (+) a division (1) exponential (n).

The 3 common three logical operators are

- # AND
- * OR
- * NOT


The logical operate are often used to help create a thet expresses is also known as Boolean expresses because they create a boolean answer or value who evaluated.

· Truth table

The common every to show Logical redutionships is in truth table.

20	Y	xondy	ocory
balre	balsp	tale	talie
talte	true	talip	true
trup	talip	false	trus
tive	taple	true	true

take to	E160		
e pe man	Meaning Legical nano Legical nano Legical Nano	CH = 2) = = (5 = 9) (8 = 2) 11 (8 = 3) 1 (5 = 2)	ForoH Jalse true
	and the same		



Scanned with CamScanner

Features used

- -> Load / Store Architecture
- -> Fixed Length 32 bH Introctors
- -> 3 address instruction formats.

ARM processor is a 32 bit architecture most ARM's implement two instruction Sets

- -> 32 bit ARM Instruction set.
- -> 16 bit thumb instruction set.
- -> Von- Nueman Architectue.
- -> 3 stage Pipoline → fetch -> decode -> execute
- -> 32 bit Dota bus
- -) 32 bit Address Bus.
- -) 37 32 6H legister
- -) 32 bit ARM instruction set.
- -> 16 bit thumb instruction set.
- -> 32 × 8 MuHiplion.
- Barrel Shifter.

Data types

APM processor supports 6 data types

- -> 8 bit Signed 4 Unsigned byten
- -) 16 bit Signed a unsigned half word aligned.
- -> on 2 byte boundarios
- -> 32 bit Signed and unsigned half wads

APM instructors are all 32 bits wads wad aligned thumb instruction are half words aligned on 2 byte boundaries.

Instrumelly all AFM operations are on 32-bit operands the shorter data type are only supported by data transfer instructions, when a byte is Loaded from memory, it is zero or signed extended to 32-bit.

ARM 10-PIESS & Supports floating point values

@ Programming model for ARMI

Each instruction can be viewed as performing a defined transformation by the states.

- * Visible Register.
- # Invisible register
- * system memory.
- # user memory.

Processor modes

- APM has seven basic operating moder.
- -> modes changes by software control or external interripts.

CPSP[4:0]	mode	U30 .	Register
0000	let U	Normal view code	U501
1000	FIP	brocorned for intende.	frq
0010	IFO	process ing slow gutanati	119
0011	SUC	processing softwar fulcing	- SVC
0100	About	processing memay fault	-ab+
1011	undet	Handling undelted Intriffe!	bru-
1111	Sylteen	Ponning privileged on S	user

- most programs operate in suser mode from how other privileges operating modes which are used to handle exceptors, represent colle a system mode.
- -> more access tidings to momory chiters + co-bracessor
- -) coment operator mode is defined by CPSPT+107.

Petriliged moder

· Supervisormodos!

- Having some protector previleges
- -> System Level tuncton can be accepted through specified supervisor calls:
 - -> Usually implemented by software internet.

APM has 37 register all of which are 32 bits

- -> hogram counter.
- -> current program status registr.
- -> 5 dedicated swed program status register.
- -> 30 general purpose register.

Each modes can acress

- -> as particular set of Ro Per register.
- -> Stuck pointer Ru Link regist.
 - -> Program county 115 (PC)
- -> the whent program steetus regoster CPSR

Privileged modes can acress a particular SPSR saved

13	13	13	13	13	13	13	13	13	13	13	10
13	_	_	15	15	15	15	15	15	15	15	12
14	_	15	15	15	15	15	15	15	15	15	13
	15										14

Fig	IRQ	SVC	Undef	About
48				
19				
110				
Yu				
12				
vis csp)	ris (se)	ris (se)	ris CSP)	103 (SP)
riy (LF)	rin CLF	riu CBB)	ru (SF)	riu (LP)
178 (86)				to the second
SPSP	SPSR.	SPSR	Spse	SPSP

(a) with a neat diagram, explain three stage pipeline of APM a pipeline; the mechanism used by Risc processes to execute instructors


If a speeding up the execution by the fetchiry the instructor cubile office in structors are being diaded a executed simultaneously, as important rate in increasing the efficiency of data presents in the process of a compute a process of data presents in the process of a compute a structory of data presents in the process of a compute a second of data presents.

The APM + has three stage pipeline.

- · Fetch: The instruction is fetched from memory.
- · Decode: The instruction is fetched from moment The instructions opcode a operands are decoded to determine what tunden to perform.
- · Fracult: The decaded instruction is executed.

Each of three operations requires one clock cycle to typical instructions. Their a normal instruction requires three clock cycles to completely execute, known as the Lateray of instruction execution.

Because the pipeline has three stages on instruction executes completed in every clock cycle. In other words the populine has a throughput of one instruction per cycle.



D with the read diagram explain CPSR register.



[Corditional flag]

Condition code Plags

- N: Negative rosult from ALU

Z: zero result from ALU.

V: ALU operation overflowed

C: ALU operation carried out

Sticky overllow flag-oflag

Arehitecture STE only

-> Indicates It Saturation has accord during certain operations

In terrupt Disable bits.'-

-> I = 1 Disabler the IRg

> F = 0 disables the Fig

T bet

-> Architecture Tonly

→ T= 0 processos in prim Hate.

T= 1 processor in thumb Stade

mode Bits

-> specify the processor mode.

CPSD -> Current processor Status regists holds the informations about the current status of the processor.

- SPSR -> Saved processes status registr. Holds the intermation on the processes state betwee the system changed to this mode the processes status just before an exception.
- 8 Explain the seven different modes in AFM.

 The ARM 7 TOM'T Processor has seven moder of operations.
- -s user made is the usual APM program execute on State and is used for executing most application programs.
- -> fast interiory (FIQ) made supports a data trainfer a channel process.
- -) Interrupt CIRO mode is used to general purpose interrupt handling.
- system system
- -> About mode & entered after a date a instruction protetch about.
- System mode is extend after its privileged user mode for the operating system.
 - made by moditying the mode bit off the current program Status register (CPSR).

Undefined mode is entered when an undefined communa

Modes of the thop ever mode are collectedly become as privilegal modes are used to service interest or exceptive or to access protected resources.

Mode Mode identifies USOI U3501 fast Interrupt Fig IR9, Interrupt Supervisor SVC About abt 545 Gysten und britabou

@ Explain the nomenclature in ARM

processor to commercial up.

APMADENT Processor Advanced machine
To thomb Problecture extension.

m = Enhand extension

I = Incinux emobilism

APM 125-149-(25 TOME 183 (15) (8)

10 - Series

y & momery management Unit

20 cacho

To thomb 16 bit decoder

0 = 8 JTAG Debugga

m - Fast multiplior.

I -> Embodded ICE) (In circuit emulator)

E = Enchanced in struction ber 098

J -> JAVA acceleration of Jazelle.

F & Floating point

5 -> syntherisable version.

(what is JIAM? Explain JIAM State Diagram.

ITAM has become a Standard in embedded systems and it is available in nearly every microcontroller and FPAAD on the market.

It we have programmed a microcontroller their a strong chance that we have used ITACI or of the related Standard.

TTAON is Join test Action group is an industry standard for veretying designs a testing printed circuit boards after manufacture.

JTAIN is implements standards to on Chip instruction is electronics design automation (EDA) as a complement tool to digital simulation. It specifies the use of a implementary social communitaries dedicated debug porty to low overhead access without to the System address by direct buses. The interface Cornects to an Chip. Test access pat (TAP) that implements a stateful protocol to access a set

test logic reset

run testidle

select DR scan

capture DR

Shift DR

exit IDR

pause DR

exit 2 DR

Update DR

select IRscan

Capture IR

Shitt IR

exit IIR

paure IP

exi+2IR

update IR

@ what is single tasking! Give examples of proceeds

Single tasking means doing one tack at a time with as little distraction 4 interruption as possible.

Micro controller are known as competer on this They are designed to pertorm a single task only because iter processing power as well a momory is not suitable to installing an O.S.

D what is mone; only mone is required? Give ex q

The memory can be defined as a collection of day in a specific format. It is used to store instructor 4 processed data. The memory comprises a large array a group of words a bytes, each with own Location. The primary motive of a computer system is to execute programs. Those programs along with the internation by access, should be in the main memory during execution. The CPU tetches the instructions from memory according to the value of the brodian courter. The main memory is central to the operation of a computer. Main memory is a Large array words a bytes, larging in stree from hundreds to thousands to billiers main memory is a repository of rapidly available information shared by the cour

and 210 devices main memory is the place where processes is programs a intermetion are kept when the processes is established citilizing them. Main momory is associated with the processes is extremely fact.

main memory is also known as RAM). This memory is a volatile memory. RAM Last its when a power interruption occurs.

Morrory Management

In a multiprogramming computer the operating System resides in a part of memory and sent is used by multiple process. The task of Subdividing the memory among different processes is called memory management. Memory management is a method in O.S. to manage operators blue main management a disk memory during process execution. The main aim of memory during process to achieve efficient utilization of memory.

with memory ananagement is required?

- -> Allocate 4 de-allocato the memory bett a after the process executor.
- -> To keep track of used momery space by process
- -) to minimize hagmentation illus.
- -> To proper utilization of main memory.
- -> To maintain data integrity while executing of process

Would a chedian to try the orginnes of disen

-) # include (stdio.h)
int main()

unsigned int y = 0x76543210; chait C = (chart);

1+ (*C = = 0 × 10)

Printf(" underlying architettur is little endias In"))

else

PHATE & noderlying architecture is big endian (nº))

- B Explain Jollowing
- to loim a Large Unit of Intermetion.
- -> Byte: A byte is a combination of eight bits. Eight bits represent a character and is called a byte.
- -> nibble: A nibble is a combination of tour bits, in other words a nibble is helt byte.
- -> word: A word is a combination of 16 bits, 316its of 64 bits depending on the computer, it's lenoun as good word.

1 Bit 0

+ Nibble 1011

8 byte 1011 0101

16 Hallward 1011 0101 1001001

(b) Explain the word align 4 Halt ward align in Arm

Different processes have different defination of words
to 32 bit processors a word is 32 bit (+bytes). As the
name implies, a half word is 16 bit for a 16 bit processor
a word is 16 bit (2 bytes), for 8 bit processor word is
8 bits.

word alignment: The stored address are adjacent and Can be directed by 4, the last two digits are so

Hall wand alignment: That is the stored address one adjacent to diversible by 2, that is the last bit iso.

Apm architecture requires 30 bit Apm includeds that must be word aligned a proceed in memory a 16 bit thurst instructions required that word aligned a stored. Therefore in Apm state the value of Ris is adways divisible by 4, that is Lourest 2 bits of the Ris register are always oo. In the thumb state the value of Ris is always divisible by 2. which is the lowest bit of the Ris register always of inside always of the divisible by 2. which is the lowest bit of the Ris register always or Dno word consists of one a more bytes is a usually integer bits of bytes.

- (8) Explain the following addressing modes in ARM.
 - 1 Three address
 - 1 Two address
 - @ One address instruction using Apm.

An sequence of instructions tours a program to portour a specific dasks

2 components — op-code field -> specifies bow date manipole

Address field -> specifies the date lands

when data to be read from or store in two a more address field may have one or more than one address

- # Three address Instruction
- 4 Two address Instructions
- * one address Instructions
- + Zero address Instructions

Processor can execute an instruction only it it is represented in Binary Sequence,

Unique binary sequence pattern must be assigned. This process is called op- code encoding.

one address Instructions This uses an implied Accumulates register to data manipulation and the other is in the register memory Location Implied means that the CPU already knowns that one operand is in the accomulator so there is no need to specify it Eq: LDR addi ACCE (addr)


Two address instructions

Here two addiess can be specified in the instruction. In the one address instruction, the result was stored in the accumulator, Here the result can be stored in different locations, i.e register or memory locations but requires more numbers og bit to represent the address

Fr: MOU R., PZ R. C [Pi] This has three address field to specify a register of memory bocation frequent created are much short in star but number of bits per instructions increase. Program created are much short in size but numbers of bits per instructions are increased. These instructions make creation of program much easier but it does not man that program will run much tarter because how instructions only centain marks body intermed in one-cycle poly.

Fg: ADD R3, R1, R2 R3= R1+R2

1) Explain the LPC2148 Microcontroller Block diagram.



Scanned with CamScanner

LPC 2148 Footbies

- -> 16 bit / 32 bit APM7 TDM1-5 micrortholbr
- -> 8 kb to 40 kB of on thip static RAM.
- -) 32kb to BIZKB of on chip flash memory.
- -> 128 bit bit wide Interfaced acculators enables be mits high speed operations
- In System programming I in application programmer via on thip boot Loader software.
- RAM. POLL speed device controller 228 of end point
- single lobit DAC provides variables alalog outpol
- -) Two 32 bit times / externed aren counters, pum unit + Watch dog timer.
- -> Low power Real time clock (RTO) with independent power 4 32 MHz clock input.
- -) upto 21 external interrupt pars available.
- external systems from 1mHz to 25 mHz.
- operator Voltage range of \$300 to 3.60.

- Explain the LPC 2148 microcontroller GPER Play
- And GP10 -> General purpose Input output. A 32 bit register used to Eslect the functions of pine in which the User needs to operate. There are four boarder la pack pin of the controller which the first function is GPIO. It means that the pin can extrem out output output output output.

There is totally three firs register in LFC 2148 controlly in order to control the functions by the first in the respective parts. The classification is given bliken.

PIN SELO -> controls functions of Part 0.16 - Port 0.31

PIN SEL1 - controls the functions of Part 0.16 - Port 0.31

PIN SEL2 - controls functions of Part 1.10 - Part 10.31

Where 00 of 31 bits registers are GP10 configuration

PORTO 4 PORTL are controlled via two groups of

+ TOPIN + JODIE + TOSET + TOCK This register provides the value of port pins that are contiqued to perform only digital functions. The register cutil give the logic value of the Pin regardless of will give the logic value of the pin regardless of whether the pin is contiqued to input or output as GPIO or an alternate digital functions

As an example: that particular port pin may have Gipzo input, output, UART receive, PWM output as selectable functions try contiguration of that pin will allow its current Logic state take read from the IOPIN register. It a pin as an analog function as one of its option the pin State cannot be read it the analog contique is selected. while the pin as an AID input disconnects the digital teatures of the pin, the pin value reads the IDPIN register is not radid. writing to the 201 legister stoies the value in the port output register, by passing the need to use both the IOSET a TOUR register to obtain the entire written value. This feature should be used carefully in an application since it attects the entire port.

This register is used to produce a High level cutput at the post pins contigued as Giplo in an output mode writing I produces a High Level at the corresponding port pins. curiting to has no effect It any pin is configured as an IIP or a secondary function, writing I to the corresponding bit in the IDSET together returns the no effect. Reading the IDSET register returns the Value by this register as determined by previous writes to IDSET register returns the cut this register. As determined by previous writes to IDSET register returns the cut this register. As determined by previous writes to IDSET a IDCLR. This value does not reflect the affect by any cotside would influence on the ID pins.

IO DIP

This word acessible register is used to control the direction of the pens when they are contiqued as appropriate part Pins sont output mode. Writing I produces a low level at the corresponding part Pin 4 clear the corresponding part Pin 4 clear the corresponding bit in IOSET register. writing a has no effect. It and pin is contiqued as an input or a secondary function, writing to IOCLR has no effect.

This register is used to preduce a low-level output med out part pins contigured as 6,920 in an output med continue a preducer a low level and the corresponding part pin a clears the corresponding but in 2008. I register continue to has no offert. It any pin is contigured as an input a a secondary functions, writing to IOCLR has no offert.

in wine a next diagram explain Band rate + Bit rate. Explain the calculations.

But: How many time a signal changes per second

Canally persecond.

Bit rate is controlled by band and number of signal

Paud rate

- -> Number of time line charged per second.
- Let Bound rate be 4 C4 changes persecond).
- -> Lot bits par line change be 2.
- -> Bil rate = 8 bits per second.
- -> BH rate = x2 Bound rate in this example.

- -> Band rate defines the switching speed of a signal.
- across a data link measured in bits/second.
- per second is equivalent to one band.

An analog signal carries u bits in each signal unit It 1000 signal units are sent persecond, find the Baud rate 4 the bit rate.

1 bit -> 15 ymbol

Bit rate = Bauch rate

1000 = Bauch rate

Bit rate = 10000 xt = 4000 bps

it bit rate Con clata rate) is "b"

Boud rate Con Symbol rate) is "s"

General Tormula

b=5xn

b = Rata Rates Chits per second)

S = Symbol rate / Symbol / sec)

n = number of bits per second

It n = 1, Band rate = Bit rate

n = 4, Bit rate = 4 x Band rate

(52) with a read diagram, Explain the working feature of SPI protocol.

The Sortal possipheral Interface (SBI) is a synchronous sortal communication interface. Specification used to short distance communication primarily in embedded system. The interface specification was developed by Motorde.

SPI devices communications in full duplex using a master-slowe architecture usually single mosts. The master slowe architecture usually single mosts. The master device originate the transfer bes reading a withy Multiplier slove device may be supported through selection with indirect chip select (cs) sometime called slave select (ss) lines

SPI is called a fewer wire sored bus, contracted with three, two a one cuite Serial bus. In the SPI may be occurrently described as a symphour serial interface. But it is different from the Synchronous interface (SSI) protocol, which also a loar wire synchronous Serial communication protocol. The SPI Bus specifies four Logic signed SCLL:

Serial Clock (our from auth)

MUSO: Master out Slave In Codate from marter)
MUSO: Master in Slave out Codate output from Mare).
CS195: Chip/ slave Select.

data is being sons).

SPI SCIK SCIK

Master Mosi Mesi SPI

Miso Miso slave

55 55

(2) In SPI with a next timing diagram explain (CHASE, (POL).

CPOL determines the potarity of the clock the polarities

can be converted with a simple Inverter.

CPOI = 0 is a clock which idles at 0, and each cycle consists of a pulse ey. 1. That is the leading edge is the rising edge and the trailing edge is a falling edge.

CPOI = 1 is a clock swhich idles at 1 and each cycle consists of a pulse of o, That is the ready edge is a falling edge and trailing edge is the rising edge.


CPHA determine the timing (i,e) of the data bits relative to the clock pulses. Conversion blee the two joins is non-trivial.

For CPHA: a the "outside" changes the data on the trailing edge of the precedence clock cycle, while the cin" side capture the data on the Leading edge of the clock cycle. The out side holds the data which untill the trailing edge of the course clock cycle. For the first cycle, the first cycle, the first bit must be on the most line before the Leading clock edge. An afternative way of considering it is to

that a CPHA=0 cycle constits of a hold cycle with the clock talle, tollowed by a half cycle in the clock asserted.

For (PHA=1 the "cout orde" charges the data on the literating edge by the clock cycle, while the "in" side capture the data on the trailing edge of the Clock cycle. The coulside holds the data valid untill the Leading edge of the following clock, cycle to the last cycle the slave holds the miso line valid and had cycle the slave holds the miso line valid and the slave select is directed. An afternature way of considering it is to say that cetter I cycle consists by a half cycle with clock assorted, followed by a half cycle with the clock idle.

The most and miso signeds are usually stable for the half cycle untill the next clock transition. SPI marter and slave device may will sample date at different points in that half cycle.




- dovice/IC on the IC bus
- The network are easy to scale. New devices

 Can simply be connected to the two common


 The bestines

IZC Bus consists of two curros sorrol clock line (SCH) and sorrol data sine (SDA). The data to be transferd is sont through the SDA wired in synchronical with the clock signal from SCL All the device transcent on the IZC network are connected to the same SCL 4 SDA Lines.



Both the IRC bus lines (SBI, SC) are operated in open drain drivers. It means that any device on the IRC new Can drive SDA and SCL line but they cannot drive them high, so a pull up restrict is cred for pach bus line to keep them highly by default.


The reason to using an open diain system is any that there will be no chances of shorting, which might happen when one device tries to pull the line high and some other device tries to pull the line law.



The device are connected to the I2C but are categorial as either martins a slaves. At any instant of time only a single marter stays active on the I2C bus. It central the SCL Clark line si decides what operation is to be done on the SDA data line.

All the devices that responde to instruction from this matter device are slaves. For differentiating blue mutteple Slave devices connected to the same Ize but, each Slave device is physically. When a marter device country to transfer data on the from a slave device, it specifies this particular slave device address on the SDA line of their procession with the transfer so excelled to the procession takes place blue the master device & a Particular Slave.

down register.



Pull of record

A pull up restitor is used to establish an ciddition. Loop over the critical components while making suie that the voltage is evell-defined even when the switch is open. It is used to enrule that a wire is pulled to a high. Logical Level in the absence of an input signal. Pull up resists with a lixed value was used to connect the voltage surply and a particular pin in the digital criwit.


Putt down register

A pull down resister is used to ensure that up to the Logic Systems Settle at exputed logic Lovel whenever the external device are discounted or of high impedance.

- The ensurer that the wire is at a defined low logic level when there are no active commentions with other device. The pull down retires, holds the logic signal near to zero colls when no other active device is connected.
- with a near dragram explain the concept of arbitration in IZC
 - that more than one device can initate transfer.
- a transfer at the same time.
- The IZC bus was originally developed as a multimarter bus. This means that more than one device initiating transfer can be active in the System.
- -> when using only one matter on the bus thus?

 no real risk of captured data except it a slow down
 is malforetoung as it there is a fautt condition
 involving in the SDA/SCL bus.
- addies one stare will listen. It the address does not match the address on CPUZ, this dance by to held back any activity and the but becomes to held back any activity and the but becomes to again after a stop condition.

As long as the two ments monitor what is going on the bus and as long as they are awar to a transaction is going on because that lack issued command was not a stop, there is no problem



27 what is clock stretching. Explain clock status in

Are clock stretching allows on IZC slave device to for the matter device into a wait state. A slave device may perform clock stretching when it not more things to manage data such as store recoil data a prepare the transmit another byte que clock stretching in IZC clertice can slow down communication by stretching SCL busing an SCL phase any IZC device on the best may rist again enabling enabling them to low down SCL Clock tate a to stop IZC communication for a while. This also reflered to as clock

synchronisation.

In an IZC communication the master device determine the clock speed which relieve modernand slove than synchronization exactly to a prodetined band rate.

1 Explain the working of DB9 pins and handstakey with the modern


		PIN RxD TxP OTR	
		DIE CUS	
Pin	Signal	RI	
1	DCD ,	signal name	DrE signal direction
2	RxD	Pata contain detect	In
3	TXD	Receive data	In
4	DTR	Transmit data	out
5	GNP	Octa terminal ready Ground	out
6	OSR	Pata Setreads	
7	RTS	Request to send .	10
8	CTS	clear to send	out
9	6 I	Ring indicates	In or
			A COLUMN TO THE REAL PROPERTY OF THE PARTY O

Handshaking modern

A modern familitative is what occurs when the recommendation and the two modern answer to communicate.

Before anything else happers the modern must calculate the quality of the time negotiate end control protocols and dates compression that the can both recognise a wak to what the mose suitable connection speed should be and on the conditions. This process is called a handshake.

@ Explain the RS232 connection with a chicrocontrolly



Several devices collect data from sensa and new to send it to another until Like a computer ten farther processing. Data transfer I communication is generally used for Long distance communication. In serial communication the data is sent as one bit at a time.

An important parameter considered while interfacing signal post is the bound rate which is the speed at which data is transmitted serially. Microcontrollar can be set to transfer and receive signal data at dittaers bound rate using software instructors.

Baudtate: Bound rate is a data transmission reteins to the number of Symbols transferred Persecond.

A Symbol is a group of a fixed number of bits.

Data Franing