Roll N	umber:		
I COII I	uniber.		

Thapar Institute of Engineering & Te	chnology, Patiala		
Department of Computer Science	&Engineering		
Course Code: UCS510	B. E.(COE/CSE): MST		
Course Name: Computer Architecture and Organization			
28/9/2022	1:00 PM - 3:00 PM		
Time: 2 Hours, M. Marks: 30	Faculty: SHI/SOL/ALK/YAS/SHF		

Note: All questions carry equal marks. Attempt all questions.

Q.1.	А.	by 0000, 1 by 0001, 9 by 1001. A combinational circuit is to be designed which takes these 4 bits as input and outputs 1 if the digit ≥5, and 0 otherwise. If only AND, OR and NOT gates may be used, Draw the circuit and Find the minimum number of gates required?					
Q.2		<ul> <li>A. Let R1 and R2 be two 4-bit registers that store numbers in 2's complement form. If the value to be stored in R1 is 1100 and R2 is 1010 what will be the value of Vs (overflow bit) after performing operation R1+R2?</li> <li>B. Minimize the given Boolean Expression by using the four-variable K-Map. F (A, B, C, D) = Σ m (1, 5, 6, 12, 13, 14) + d (2, 4).</li> </ul>					(2+4)
Q.3	А.	<ul> <li>A. A processor has 64 registers and uses 16-bit instruction format. It has two types of instructions: I-type and R-type. Each I-type instruction contains an opcode, a register name, and a 4-bit immediate value. Each R-type instruction contains an opcode and two register names. If there are 8 distinct I-type opcodes, then how many maximum number of distinct R-type opcodes will be possible?</li> <li>B. Convert following numbers in IEEE-754 floating point 32 bit short precision format. A. (14.25)<sub>10</sub> B. (C164)<sub>16</sub></li> </ul>					(3+3)
Q.4	Perform the signed multiplication of following number using Booth's Algorithm with clear steps [12*5] using 5 bits to represent both multiplier and multiplicands.					(6)	
Q.5	and B.	The circuit	generates the f	one selection variable following four arithmetry C <sub>in</sub> . Draw the logic C <sub>in</sub> =1  Transfer A  A-B	etic operations	data inputs A	(6)