MEMORY ORGANIZATION

- Memory Hierarchy
- Main Memory
- Auxiliary Memory
- Associative Memory
- Cache Memory
- Virtual Memory
- Memory Management Hardware


Memory Unit is an essential component in any digital computer since it is needed for storing programs and data. Memory is just like a brain which is useful for storing information into the computer.

Several types of memory are there:

- 1. Main memory/Primary memory/Volatile memory is used to communicate directly with the CPU. CPU is mainly used to execute any task into the computer. CPU can execute only that program which will be present into the main memory. If we are going to save any program by default it get saved into the secondary memory but during execution DMA/Operating system transfers the program to primary memory.
- **2. Auxiliary memory/secondary memory/Non-volatile memory** is used to store the data permanently into the computer. Examples are Magnetic disk and Magnetic tapes. Previously everyone is using magnetic tapes but now a days magnetic disks are used. CPU cannot access the data of auxiliary memory.
- **3.** Cache memory is small and faster memory which has higher accessibility. Cache memory is very fast memory and size of the memory is very small. It is mainly used to store the data which is frequently used. Main memory access time is slower but cache memory access time is fast. So if there are any frequently used instructions then operating system/IO transfers the instructions of main memory to cache memory so that access will be fast.
- **4. I/O processor** is mainly used to transfer the data from secondary memory to main memory.

MAIN MEMORY






Types	of
Memo	ry

- Static
- Dynamic
- ► 8-bit data bus

CS1	CS2	RD	WR	Memory function	State of data bus
0	0	Х	Х	Inhibit	High-impedence
0	1	X	X	Inhibit	High-impedence
1	0	0	0	Inhibit	High-impedence
1	0	0	1	Write	Input data to
					RAM
1	0	1	x	Read	Output data from RAM
1_	1	X	X	Inhibit	High-impedence

▶ 8-bit data bus

Typical ROM chip



Uses of ROM

- Bootstrap Loader
- Computer Startup

The **static RAM** consists essentially of internal flip-flops that store the binary information. The stored information remains valid as long as power is applied to the unit. It is very fast but the cost is high. Cache memory is designed with the help of SRAM. The **dynamic RAM** stores the binary information in the form of electric charges that are applied to capacitors. The capacitors are provided inside the chip by MOS transistors. The stored charge on the capacitors tend to discharge with time and the capacitors must be periodically recharged by refreshing the dynamic memory. Refreshing is done by cycling through the words every few milliseconds to restore the decaying charge. The dynamic RAM offers reduced power consumption and larger storage capacity in a single memory chip. The static RAM is easier to use and has shorter read and write cycles. Main memory is designed with the help of DRAM.

RAM is a volatile memory when we switch off the computer the entire contents of memory will be lost but ROM is a permanent memory that means it stores contents permanently. Most portion of the memory is RAM only but less is ROM.

Bootstrap loader: Among other things, the ROM portion of main memory is needed for storing an initial program called a bootstrap loader. The bootstrap loader is a program whose function is to start the computer software operating when power is turned on. Since RAM is volatile, its contents are destroyed when power is turned off. The contents of ROM remain unchanged after power is turned off and on again. The startup of a computer consists of turning the power on and starting the execution of an initial program. Thus when power is turned on, the hardware of the computer sets the program counter to the first address of the bootstrap loader. The bootstrap program loads a portion of the operating system from disk to main memory and control is then transferred to the operating system, which prepares the computer for general use. RAM and ROM chips are available in a variety of sizes. If the memory needed for the computer is larger than the capacity of one chip, it is necessary to combine a number of chips to form the required memory size. To demonstrate the chip interconnection, we will show an example of a 1024 x 8 memory constructed with 128 x 8 RAM chips and 512 x 8 ROM chips.

MEMORY ADDRESS MAP

Address space assignment to each memory chip

Exampl	e: 512 byte Component	es RAM an	d 5′	12	by	to	& s	RG	ĴМ			
		address	10	9	8	7	6	5	4	3	2	1
	RAM 1	0000 - 007F	0	0	0	Х	Х	Х	Х	Х	Х	x
	RAM 2	0080 - 00FF	0	0	1	X	X	X	X	X	X	X
	RAM 3	0100 - 017F	0	1	0	X	X	X	X	X	X	X
	RAM 4	0180 - 01FF	0	1	1	X	X	X	X	X	X	X
	ROM	0200 - 03FF	1	X	X	X	X	X	X	X	X	X


Memory Connection to CPU

- RAM and ROM chips are connected to a CPU through the data and address buses
 - The low-order lines in the address bus select the byte within the chips and other lines in the address bus select a particular chip through its chip select inputs

Track

ASSOCIATIVE

- -Accessed by the content of the data rather than by an address
- -Also called Content Addressable Memory (CAM)





- Compare each word in CAM in parallel with the content of A(Argument Register)
 - -If CAM Word[i] = A, M(i) = 1
 - -Read sequentially accessing CAM for CAM Word(i) for M(i) = 1

n bits per word

K(Key Register) provides a mask for choosing a particular field or key in the argument in A (only those bits in the argument that have 1's in their corresponding position of K are compared)

Memory 8 **Associative Organization** Memory **ORGANIZATION OF CAM** A_1 Kn C₁₁ C_{1j} C_{1n} Word 1 M₁ C_{i1} Word i Cij Cin M_i Cmn C_{mj} Word m C_{m1} M_m Bit j Bitn Bit 1





Memory 11 Cache Organization Memory

CACHE MEMORY

Locality of Reference

- -The references to memory at any given time interval tend to be confined within a localized areas
- -This area contains a set of information and the membership changes gradually as time goes by
- -Temporal Locality

 The information which will be used in near future is likely to be in use already (e.g. Reuse of information in loops)
- -Spatial Locality

Main memory

If a word is accessed, adjacent(near) words are likely accessed soon (e.g. Related data items (arrays) are usually stored together; Cache instructions are executed sequentially)

-The property of Locality of Reference makes the Cache memory systems work

-Cache is a fast small capacity memory that should hold those information which are most likely to be accessed

Cache memory CPU

Cache

Memory

PERFORMANCE OF CACHE

Memory Access

All the memory accesses are directed first to Cache
If the word is in Cache; Access cache to provide it to CPU
If the word is not in Cache; Bring a block (or a line) including
that word to replace a block now in Cache

-How can we know if the word that is required is there?

-If a new block is to replace one of the old blocks, which one should we choose?

Performance of Cache Memory System


Hit Ratio - % of memory accesses satisfied by Cache memory system Te: Effective memory access time in Cache memory system

Tc: Cache access time

Tm: Main memory access time


$$Te = Tc + (1 - h) Tm$$

Example: Tc = 0.4 μ s, Tm = 1.2 μ s, h = 0.85




MEMORY AND CACHE MAPPING-DIRECT MAPPING

- -Each memory block has only one place to load in Cache
- -Mapping Table is made of RAM instead of CAM
- -n-bit memory address consists of 2 parts' bits of Index field and n-k bits of Tag field
- -n-bit addresses are used to access main memory and k-bit Index is used to access the Cache



Direct Mapping Cache Organization



Cache

Memory

_			
Block 63	770	0 2	
DIOCK 00	777	0 2	6710

Memory Organization

MEMORY AND

MAPPING -

Cache Memory

CACHEMAPPING - SET ASSOCIATIVE

- Each memory block has a set of locations in the Cache to load

Set Associative Index	Tag	Data	Tag	Data
000	01	3450	02	5670
777	02	6710	0 0	2340

Operation

- -CPU generates a memory address(TAG; INDEX)
- -Access Cache with INDEX, (Cache word = (tag 0, data 0); (tag 1, data 1))
- -Compare TAG and tag 0 and then tag 1
- -If tag i = TAG -> Hit, CPU <- data i
- -If tag i ≠ TAG -> Miss,

Replace either (tag 0, data 0) or (tag 1, data 1),

Assume (tag 0, data 0) is selected for

replacement, (Why (tag 0, data 0) instead of (tag 1, data 1)?)

, data 1) :)

M[tag 0, INDEX] <- Cache[INDEX](data 0)

Cache Memory

CACHE WRITE

Write Through

When writing into memory

If Hit, both Cache and memory is written in parallel If Miss, Memory is written
For a read miss, missing block may be overloaded onto a cache block

Memory is always updated

-> Important when CPU and DMA I/O are both executing

Slow, due to the memory access time

Write-Back (Copy-Back)

When writing into memory

If Hit, only Cache is written
If Miss, missing block is brought to Cache and write into
Cache

For a read miss, candidate block must be written back to the memory

Memory is not up-to-date, i.e., the same item in

VIRTUAL MEMORY

Give the programmer the illusion that the system has a very large memory, even though the computer actually has a relatively small main memory


Address Space(Logical) and Memory Space(Physical)ress memory space space **Mapping** virtual address physical (logical

address)

address generated by programs actual main memory address

Address Mapping

Memory Mapping Table for Virtual Address -> Physical Address



address

01

1

20

Virtual

Memory


ASSOCIATIVE MEMORYPAGE TABLE

Assume that

Number of Blocks in memory = m Number of Pages in Virtual Address Space = n

Page Table

- Straight forward design -> n entry table in memory Inefficient storage space utilization
 - <- n-m entries of the table is empty
- More efficient method is m-entry Page Table
 Page Table made of an Associative Memory
 m words; (Page Number:Block Number)



Page Fault

Page number cannot be found in the Page


Table

PAGE FAULT

- 1. Trap to the OS
- 2. Save the user registers and program state
- 3. Determine that the interrupt was a page fault
- 4. Check that the page reference was legal and determine the location of the page on the backing store(disk)
- 5. Issue a read from the backing store to a free frame
 - a. Wait in a queue for this device until serviced
 - b. Wait for the device seek and/or latency time
 - c. Begin the transfer of the page to a free frame
- 6. While waiting, the CPU may be allocated to some other process
- 7. Interrupt from the backing store (I/O completed)
- 8. Save the registers and program state for the other user
- 9. Determine that the interrupt was from the backing store
- Correct the page tables (the desired page is now in memory) 10.
- 11. Wait for the CPU to be allocated to this process again
- Restore the user registers, program state, and new page table, 12. then resume the interrupted instruction.

Processor architecture should provide the ability to restart any instruction after a page fault.

(3) Page is on backing store os ② trap LOAD M 6 restart instruction bring in missing free frame ⑤_{reset} page page table main memory



Memory Organization

24


Virtual

Memory


PAGE REPLACEMENT ALGORITHMS

- <u>LRU</u>
 - -OPT is difficult to implement since it requires future knowledge
 - -LRU uses the recent past as an approximation of near future.

Replace that page which has not been used for the longest period of time



- -LRU may require substantial hardware assistance
- -The problem is to determine an order for the frames defined by the time of last use




MEMORY MANAGEMENT

Basic Functi HARDWARE

- -Dynamic Storage Relocation mapping logical memory references to physical memory references
- Provision for Sharing common information stored in memory by different users
- -Protection of information against unauthorized access

Segmentation

- A segment is a set of logically related instructions or data elements associated with a given name
 - Variable size



The user does not think of memory as a linear array of words. Rather the user prefers to view memory as a collection of variable sized segments, with no necessary ordering among segments.


program

Hardware Hardware

SEGMENTATION


27


- -A memory management scheme which supports user's view of memory
- -A logical address space is a collection of segments
- -Each segment has a name and a length
- Address specify both the segment name and the offset within the segment.
- -For simplicity of implementations, segments are numbered.




SEGMENTATION EXAMPLE

28









SHARING OF SEGMENTS

(User 2)



SEGMENTED PAGE SYSTEM

Logical address



IMPLEMENTATION OF PAGE AND SEGMENT TABLES

Implementation of the Page Table

- -Hardware registers (if the page table is reasonably small)
- -Main memory
 - -Page Table Base Register(PTBR) points to PT
 - -Two memory accesses are needed to access a word; one for the page table, one for the word
- Cache memory (TLB: Translation Lookaside Buffer)
 - To speedup the effective memory access time, a special small memory called associative memory, or cache is used

Implementation of the Segment Table

Similar to the case of the page

table

Hardware

Organization

EXAMPLE

Logical and Physical Addresses

Logical address format: 16 segments of 256 pages

each, each page has 256words Seg_gment ₈ Page

2²⁰ x 32 Physical memory

Physical address format: 4096 blocks of 256 words each, each word has 32bits

12 8 Block Word

Logical and Physical Memory Address

Assignment

address Hexa	Page number
60000	Page 0
60100	Page 1
60200	Page 2
60300	Page 3
60400 604FF	Page 4
0U4FF •	

(a) Logical	address	assignmen
(, 3		

Segment	Page	Block
600		012
601		000
602		019
603		053
604		A61

Word

(b) Segment-page versus memory block


assignment

LOGICAL TOPHYSICAL MEMORYMAPPING

Segment and page table mapping

Logical address (in hexadecimal)

6	02	7E



Associative memory mapping

Page	Block
02	019
04	A61
	02

MEMORY

PROTECTION Hardware

Protection information can be included in the segment table or segment register of the memory management hardware

- Format of a typical segment descriptor

		-
Base address	Length	Protection

- The protection field in a segment descriptor specifies the *Access Rights* to the particular segment
- -In a segmented-page organization, each entry in the page table may have its own protection field to describe the Access Rights of each page

- Access Rights: Full read and write privileges.

Read only (write protection)

Execute only (program

protection) System only (O.S.

Protection)

- Q1. i.) How many 128 × 8 RAM chips are needed to provide a memory capacity of 2048 bytes?
- ii.) How many lines of the address bus must be used to access 2048 byte of memory? How many of these lines will be common to all chips?
- iii.) How many lines must be decoded for chip select? Specify the size of the decoders?
- i) According to question, $128 \times 8 \text{ RAM} = 1024 \text{ bits}$ and 1 bit = 1/8 Byte Thus, 1024 bits = 1024 / 8 = 128 Byte

1 RAM chip = 128 Byte

Lets consider there are n number of Chips to provide 2048 Bytes

Now, 1RAM Chip = 128 Byte

128n = 2048

- n = 16 Therefore, 16 Chips will be needed to provide memory capacity of 2048 bytes.
- ii) 2048 (2¹¹) locations needs same address lines as one need bits for representing 2048 11 lines of address bus required to access 2048 bytes of memory.

Here chips are of 128x8 in size,

- 128 (2⁷) locations means we need 7 address lines. Therefore 11 lines of address bus required to access 2048 bytes of memory. And 7 address lines will be common to all chips.
- iii) 4 address lines must be decoded to select the right chip. 4 address lines will need 16 chips, Size of decoder = 4x16.

- Q2. A computer uses RAM chips of 1024 x 1 capacity.
- a) How many chips are needed and how should their address lines be connected to provide a memory capacity of 1024 bytes?
- b) How many chips are needed to provide a memory capacity of 16K bytes?
- c) Explain in words how the chips are to be connected to the address bus.
- (i) As given available chips = 1024×1 capacity and Required capacity = 1024×8 capacity Number of Chips=(1024X8)/(1024X1) = 8
 - (ii) Number Of Chips Required = (16X1024X8)/(1024X1) = 128
 - (iii) Use 14 address lines (16 k = 2^{14})
 - 10 lines specify the chip address
 - 4 lines are decoded into 16 chip-select inputs.

Q3. A ROM chip of 1024*8 has four select inputs and operates from a 5 volt power supply. How many pins are needed for the IC package? Draw a block diagram and label all input and output terminals in the ROM.

```
Size of ROM Chip = 1024 x 8


Number of input = 10 pin [2<sup>10</sup> = 1024]

Number of output = 8 pin

Number of chip select = 4 pin

Power = 2 pin

Total 24 pins are required.
```



- Q5. A computer employs RAM chips of 256 x 8 and ROM chips of 1024 x 8. the computer system needs 2k bytes of RAM, 4k bytes of ROM, and four interface units, each with four registers. a memory-mapped I/O configuration is used. the two highest-order bits of the address bus are assigned 00 for RAM, 01 for ROM, and 10 for interface registers.
- a. How many ram and ROM chips are needed?
- b. Draw a memory-address map for the system.
- c. Give the address range in hexadecimal for RAM, ROM, and interface.

RAM	2048 /256 = 8 chips;	$2048 = 2^{11}$;	$256 = 2^8$
ROM	4096 /1024 = 4 chips;	$4096 = 2^{12}$;	$1024 = 2^{10}$
Interface	$4 \times 4 = 16 \text{ registers}; 16 = 16$	= 2 ⁴	

Component	Address	16	15	14	13	12 1	1 10 19	8765	4321
RAM	0000-O7FF	0	0	0	0	0	← 3×8	→ ××××	$\times \times \times \times$
							decoder		
ROM	4000-4FFF	0	1	0	0		< 2×4	→ ×× ××××	$\times \times \times \times$
							decoder		
Interface	8000-800F	1	0	0	0	0	0 0 0	0000 ××××	

Q20. A virtual memory has a page size of 1K words. There are eight pages and four blocks. The associative memory page table contains the following entries:

Page	Block
0	3
1	1
4	2
6	0

Make a list of all virtual addresses (In decimal) that will cause a page fault if used by the CPU.

The pages that are not in main memory are:

Page	Address	address that will cause fault
2	2K	2048 - 3071
3	3K	3072 - 4095
5	5K	5120 - 6143
7	7K	7168 - 8191

Q23. The logical address space in a computer system consists of 128 segments. Each segment can have up to 32 pages of 4K words in each physical memory consists of 4K blocks of 4K words in each. Formulate the logical and physical address formats.

Logical address space has 128 segments x 32 pages x 4 K words i.e., 128 X 32 X 4 X 2¹⁰

$$= 2^7 \times 2^5 \times 2^2 \times 2^{10} = 2^{24} = 24$$
 bit

Physical memory has address space of 4 K blocks x 4 K words

$$= 4 \times 2^{10} \times 4 \times 2^{10}$$

= $2^{24} = 24$ bits

Logical address:

7 bits	5 bits	12 bits	= 24 bits
Segment	Page	Word	

Physical address:

12 bits	12 bits
Block	Word