UCS704 EMBEDDED SYSTEMS DESIGN

LAB ASSIGMENT

Experiment 1

(Truth Table and Logic Gates)

Question: To study and verify the truth table of various logic gates (NOT, AND, OR, NAND, NOR, EX-OR, & EX-NOR).

1) NOT Gate

Code:

```
module not gate (
    input a,
    output y
);
assign y = ~a;
endmodule
module testbench not;
reg a;
wire y;
not gate uut (.a(a), .y(y));
initial begin
    $display(" a | y ");
    $display("---|;;
    $monitor(" %b | %b", a, y);
    a = 0; #10;
    a = 1; #10;
    $finish;
endmodule
```

Output:

```
(base) PS C:\iverilog\bin> .\iverilog -o not_gate Programs\NOTGate.v
(base) PS C:\iverilog\bin> .\vvp NOT_gate
   a | y
---|---
0 | 1
1 | 0
```

2) AND Gate

```
module and_gate (
    input a,
    input b,
    output y
);
assign y = a & b;
```

```
endmodule
module testbench and;
reg a, b;
wire y;
and gate uut (.a(a), .b(b), .y(y));
initial begin
    $display(" a | b | y ");
    $display("---|---");
    $monitor(" %b | %b | %b", a, b, y);
    a = 0; b = 0; #10;
    a = 0; b = 1; #10;
    a = 1; b = 0; #10;
   a = 1; b = 1; #10;
   $finish;
end
endmodule
```

Output:

```
(base) PS C:\iverilog\bin> .\iverilog -o and_gate Programs\ANDGate.v
(base) PS C:\iverilog\bin> .\vvp and_gate
a | b | y
---|---|---
0 | 0 | 0
0 | 1 | 0
1 | 0 | 0
1 | 1 | 1
```

3) OR Gate

```
module or gate (
    input a,
    input b,
    output y
);
assign y = a | b; // OR operation
endmodule
module testbench or;
reg a, b;
wire y;
or gate uut (.a(a), .b(b), .y(y));
initial begin
    $display(" a | b | y ");
    $display("---|---");
    $monitor(" %b | %b", a, b, y);
    a = 0; b = 0; #10;
```

```
a = 0; b = 1; #10;
a = 1; b = 0; #10;
a = 1; b = 1; #10;
$finish;
end
endmodule
```

Output:

```
(base) PS C:\iverilog\bin> .\iverilog -o or_gate Programs\ORGate.v
(base) PS C:\iverilog\bin> .\vvp or_gate
a | b | y
---|---|
0 | 0 | 0
0 | 1 | 1
1 | 0 | 1
1 | 1 | 1
Programs\ORGate.v:23: $finish called at 40 (1s)
```

4) NAND Gate

Code:

```
module nand gate (
    input a,
    input b,
    output y
);
assign y = \sim (a \& b); // NAND operation
endmodule
module testbench nand;
reg a, b;
wire y;
nand_gate uut (.a(a), .b(b), .y(y));
initial begin
    $display(" a | b | y ");
    $display("---|---");
   $monitor(" %b | %b", a, b, y);
    a = 0; b = 0; #10;
    a = 0; b = 1; #10;
   a = 1; b = 0; #10;
    a = 1; b = 1; #10;
    $finish;
end
endmodule
```

Output:

```
(base) PS C:\iverilog\bin> .\iverilog -o nand_gate Programs\NANDGate.v
(base) PS C:\iverilog\bin> .\vvp nand_gate
a | b | y
---|---|
0 | 0 | 1
0 | 1 | 1
1 | 0 | 1
1 | 1 | 0
Programs\NANDGate.v:23: $finish called at 40 (1s)
```

5) NOR Gate

Code:

```
module nor gate (
    input a,
    input b,
    output y
);
assign y = \sim (a \mid b); // NOR operation
endmodule
module testbench_nor;
reg a, b;
wire y;
nor gate uut (.a(a), .b(b), .y(y));
initial begin
    $display(" a | b | y ");
    $display("---|---");
    $monitor(" %b | %b", a, b, y);
    a = 0; b = 0; #10;
    a = 0; b = 1; #10;
    a = 1; b = 0; #10;
    a = 1; b = 1; #10;
    $finish;
end
endmodule
```

Output:

```
(base) PS C:\iverilog\bin> .\iverilog -o nor_gate Programs\NORGate.v
(base) PS C:\iverilog\bin> .\vvp nor_gate
a | b | y
---|---|---
0 | 0 | 1
0 | 1 | 0
1 | 0
1 | 0
1 | 0
Programs\NORGate.v:23: $finish called at 40 (1s)
```

6) EX-OR Gate

```
module xor_gate (
   input a,
   input b,
```

```
output y
);
assign y = a ^ b; // XOR operation
endmodule
module testbench xor;
reg a, b;
wire y;
xor gate uut (.a(a), .b(b), .y(y));
initial begin
    $display(" a | b | y ");
    $display("---|---");
    $monitor(" %b | %b", a, b, y);
    a = 0; b = 0; #10;
    a = 0; b = 1; #10;
    a = 1; b = 0; #10;
    a = 1; b = 1; #10;
    $finish;
end
endmodule
```

Output:

```
(base) PS C:\iverilog\bin> .\iverilog -o xor_gate Programs\XORGate.v
(base) PS C:\iverilog\bin> .\vvp xor_gate
a | b | y
---|---|
0 | 0 | 0
0 | 1 | 1
1 | 0 | 1
1 | 1 | 0
Programs\XORGate.v:23: $finish called at 40 (1s)
```

7) EX-NOR Gate

```
module xnor_gate (
    input a,
    input b,
    output y
);
assign y = ~(a ^ b);
endmodule

module testbench_xnor;
reg a, b;
wire y;

xnor_gate uut (.a(a), .b(b), .y(y));
initial begin
    $display(" a | b | y ");
    $display("---|---");
```

```
$monitor(" %b | %b | %b", a, b, y);
a = 0; b = 0; #10;
a = 0; b = 1; #10;
a = 1; b = 0; #10;
a = 1; b = 1; #10;
$finish;
end
endmodule
```

Output:

```
(base) PS C:\iverilog\bin> .\iverilog -o xnor_gate Programs\XNORGate.v
(base) PS C:\iverilog\bin> .\vvp xnor_gate
a | b | y
---|---
0 | 0 | 1
0 | 1 | 0
1 | 0 | 0
1 | 1 | 1
Programs\XNORGate.v:23: $finish called at 40 (1s)
```

Experiment 2

(Half Adder)

Question: To design and verify a half adder using S = (x+y)(x'+y') C = xy

```
module halfadder (
    input a, b,
    output sum, carry
);
assign sum = a ^ b;
assign carry = a & b;
endmodule
module halfadder tb;
reg a, b;
wire sum;
wire carry;
halfadder obj(.a(a), .b(b), .sum(sum), .carry(carry));
initial begin
    $display(" A | B | Sum | Carry ");
    $display("---|---|;;
   $monitor(" %b | %b | %b | %b ", a, b, sum, carry);
    a = 0; b = 0; #1;
   b = 1; #1;
   a = 1; #1;
```

```
b = 0; #1;
   $finish;
end
endmodule
```

Output:

```
(base) PS C:\iverilog\bin> .\iverilog -o half_adder Programs\HalfAdder.v
(base) PS C:\iverilog\bin> .\vvp half_adder
    B | Sum | Carry
    0
 0
          0
                 0
          1
 0
     1
                 0
 1
     1
    0
          1
Programs\HalfAdder.v:27: $finish called at 4 (1s)
```

Experiment 3

(Full Adder)

Question: To design and verify a full adder using S = x'y'z+x'yz'+xy'z'+xyz C=xy+xz+yz

```
module fulladder (
   input a, b, c,
   output sum, carry
);
assign sum = a ^ b ^ c;
assign carry = (a \& b) | (b \& c) | (a \& c);
endmodule
module fulladder tb;
reg a, b, c;
wire sum, carry;
fulladder add1(a, b, c, sum, carry);
initial begin
    $display(" A | B | C | Sum | Carry ");
    $display("---|---|;;
   $monitor(" %b | %b | %b | %b | %b ", a, b, c, sum, carry);
   a = 0; b = 0; c = 0; #5;
    a = 0; b = 0; c = 1; #5;
    a = 0; b = 1; c = 0; #5;
   a = 0; b = 1; c = 1; #5;
    a = 1; b = 0; c = 0; #5;
   a = 1; b = 0; c = 1; #5;
    a = 1; b = 1; c = 0; #5;
    a = 1; b = 1; c = 1; #5;
end
endmodule
```

Output:

```
(base) PS C:\iverilog\bin> .\iverilog -o full_adder Programs\FullAdder.v (base) PS C:\iverilog\bin> .\vvp full_adder
 A | B | C | Sum | Carry
     0
           0
 0
                   0
                            0
      0
           1
 0
                   1
                            0
 0
      1
           0
                   1
                            0
 0
         | 1
                            1
      1
                   0
 1
      0
                   1
                            0
           0
 1
      0
           1
                   0
                            1
 1
      1
            0
                   0
                            1
      1
            1
                   1
                            1
 1
```

Experiment 4

(Half Subtractor)

Question: To design and verify a half subtractor using D = x'y + xy' B = x'y

```
module half sub (
   input a, b,
   output D, B
);
assign D = a ^ b;
assign B = ~a & b;
endmodule
module half sub tb;
reg a, b;
wire D, B;
half sub hs(a, b, D, B);
initial begin
   $display(" A | B | Difference | Borrow ");
   $display("---|---");
   $monitor(" %b | %b | %b | %b ", a, b, D, B);
   a = 0; b = 0; #1;
   a = 0; b = 1; #1;
   a = 1; b = 0; #1;
   a = 1; b = 1; #1;
end
endmodule
```

Output:

```
(base) PS C:\iverilog\bin> .\iverilog -o half_sub Programs\HalfSubtractor.v (base) PS C:\iverilog\bin> .\vvp half_sub
 A | B
           Difference
                             Borrow
     0
 0
                   0
                                 0
 0
      1
                   1
                                1
      0
                   1
                                 0
 1
                   0
      1
                                 0
```

Experiment 5

(Number Converter)

Question: Design a BCD to Excess 3 code converter using combinational circuits.

```
module BCD2Ex3 (
   input A, B, C, D,
   output W, X, Y, Z
);
assign W = A \mid (B \& C) \mid (B \& D);
assign X = (^B \& C) | (^B \& D) | (B \& ^C \& ^D);
assign Y = \sim (C ^ D);
assign Z = \sim D;
endmodule
module test BCD2Ex3;
reg A, B, C, D;
wire W, X, Y, Z;
BCD2Ex3 converter (A, B, C, D, W, X, Y, Z);
initial begin
   $display("
              BCD | EXC 3 ");
   $display("----");
    $display(" A B C D | W X Y Z ");
   $display("----");
   $monitor(" %b %b %b %b %b %b %b", A,B,C,D,W,X,Y,Z);
   A = 0; B = 0; C = 0; D = 0;
     #5 A = 0; B = 0; C = 0; D = 0;
     #5 A = 0; B = 0; C = 0; D = 1;
     #5 A = 0; B = 0; C = 1; D = 0;
     #5 A = 0; B = 0; C = 1; D = 1;
     #5 A = 0; B = 1; C = 0; D = 0;
     #5 A = 0; B = 1; C = 0; D = 1;
     #5 A = 0; B = 1; C = 1; D = 0;
```

```
#5 A = 0; B = 1; C = 1; D = 1;

#5 A = 1; B = 0; C = 0; D = 0;

#5 A = 1; B = 0; C = 0; D = 1;

end

endmodule
```

Output:

```
(base) PS C:\iverilog\bin> .\iverilog -o bcd Programs\NumConvertBCD.v
(base) PS C:\iverilog\bin> .\vvp bcd
  BCD
           EXC 3
ABCD
          W X Y Z
0 0 0 0 | 0 0 1 1
0 0 0 1
          0 1 0 0
0 0 1 0
          0 1 0 1
0 0 1 1
          0 1 1 0
0 1 0 0
          0 1 1 1
0 1 0 1
          1000
0 1 1 0
        1 0 0 1
        1 0 1 0
0 1 1 1
1 0 0 0
          1 0 1 1
1 0 0 1
          1 1 0 0
```

Experiment 6

(Multiplexer 4:1)

Question: To design and implement a 4:1 multiplexer

```
$monitor(" %b %b | %b %b %b %b | %b", s1,s2,a,b,c,d,y);
a=0; b=0; c=0; d=0; s1=0; s2=0;

#5 a=0; b=0; c=0; d=0; s1=0; s2=1;

#5 a=0; b=0; c=0; d=1; s1=0; s2=1;

#5 a=0; b=0; c=1; d=0; s1=1; s2=0;

#5 a=0; b=0; c=1; d=1; s1=1; s2=1;

#5 a=0; b=1; c=0; d=0; s1=0; s2=0;

#5 a=0; b=1; c=0; d=1; s1=0; s2=1;

#5 a=0; b=1; c=1; d=0; s1=1; s2=0;

#5 a=0; b=1; c=1; d=1; s1=1; s2=0;

#5 a=0; b=1; c=1; d=1; s1=1; s2=0;

#5 a=1; b=0; c=0; d=0; s1=0; s2=1;

#5 a=1; b=0; c=0; d=1; s1=0; s2=0;
```

Output:

```
(base) PS C:\iverilog\bin> .\iverilog -o mux Programs\MUX.v
(base) PS C:\iverilog\bin> .\vvp mux
S1 S2 | A B C D |
                  Υ
    0
       0 0 0 0
                  0
0
0
    1
      0 0 0 1
                  0
       0 0 1 0
1
    0
                  1
1
      0 0 1 1
                  1
    1
      0 1 0 0
0
    0
                  0
0
    1
      0 1 0 1
                  1
1
    0
       0 1 1 0
                  1
1
    0
        0 1 1 1
                  1
    1
      1 0 0 0
                  0
0
0
      1 0 0 1
    0
                  1
```

Experiment 7

(Demultiplexer 1:4)

Question: To design and implement a 1:4 demultiplexer.

```
module demux (
    input s1, s0, e, i,
    output a, b, c, d
);
assign a = i & e & ~s1 & ~s0;
assign b = i & e & ~s1 & s0;
assign c = i & e & s1 & ~s0;
assign d = i & e & s1 & s0;
endmodule

module test_demux;
reg s1, s0, e, i;
```

```
wire a, b, c, d;
demux obj (.s1(s1), .s0(s0), .e(e), .i(i), .a(a), .b(b), .c(c),
.d(d));
initial begin
    $display(" E S1 S0 | A B C D ");
    $display("----");
    $monitor(" %b %b %b %b %b %b", e, s1, s0, a, b, c, d);
    // Test cases
    i = 1; e = 0; s1 = 0; s0 = 0; \#10;
    i = 1; e = 1; s1 = 0; s0 = 0; #10;
    i = 1; e = 1; s1 = 0; s0 = 1; #10;
    i = 1; e = 1; s1 = 1; s0 = 0; \#10;
    i = 1; e = 1; s1 = 1; s0 = 1; #10;
    $finish;
end
endmodule
```

Output:

Experiment 8

(Decoder 2:4)

Question: To design and verify a 2:4 decoder.

```
module decoder (
    input a, b, E,
    output c, d, e, f
);
assign c = E & a & b;
assign d = E & a & ~b;
```

```
assign e = E \& \sim a \& b;
assign f = E \& \sim a \& \sim b;
endmodule
module test decoder;
req a, b, E;
wire c, d, e, f;
// Instantiate the decoder module
decoder obj (.a(a), .b(b), .E(E), .c(c), .d(d), .e(e), .f(f));
initial begin
   $display(" E A B | C D E F ");
   $display("----");
   $monitor(" %b %b %b %b %b %b %b", E, a, b, c, d, e, f);
   // Test cases
  E = 0; a = 0; b = 0; #5;
   E = 1; a = 0; b = 0; #5;
  E = 1; a = 0; b = 1; #5;
   E = 1; a = 1; b = 0; #5;
   E = 1; a = 1; b = 1; #5;
   $finish; // End simulation
endmodule
```

Output:

```
(base) PS C:\iverilog\bin> .\iverilog -o dec Programs\Decoder.v
(base) PS C:\iverilog\bin> .\vvp dec

E A B | C D E F
-----|-------
0 0 0 | 0 0 0 0
1 0 0 | 0 0 0 1
1 0 1 | 0 0 1 0
1 1 0 | 0 1 0 0
1 1 0 | 0 1 0 0
1 1 1 | 1 0 0 0
Programs\Decoder.v:32: $finish called at 25 (1s)
```

Experiment 9

(Encoder 4:2)

Question: To design and implement a 4:2 encoder.

```
module encoder (
    input a, b, c, d,
    output p, q
);
assign p = a \mid b;
assign q = a \mid c;
endmodule
module test encoder;
reg a, b, c, d;
wire p, q;
encoder obj (.a(a), .b(b), .c(c), .d(d), .p(p), .q(q));
initial begin
   $display(" A B C D | P Q ");
   $display("----");
   $monitor(" %b %b %b %b %b", a, b, c, d, p, q);
  // Test cases
  a = 0; b = 0; c = 0; d = 1; #5;
  a = 0; b = 0; c = 1; d = 0; #5;
   a = 0; b = 1; c = 0; d = 0; #5;
   a = 1; b = 0; c = 0; d = 0; #5;
   $finish; // End the simulation
end
endmodule
```

Output:

Experiment 10

(D Flip-Flop)

Question: To design and verify the operation of D flip-flops using logic gates

```
module d flip flop ( input D, input clk, input reset, output reg Q
);
     always @(posedge clk or posedge reset) begin
          if (reset)
               Q \ll 0;
          else
              Q \ll D;
     end
endmodule
module test d flip flop;
reg D, clk, reset;
wire Q;
d flip flop uut ( .D(D), .clk(clk), .reset(reset), .Q(Q));
initial begin
   clk = 0;
   forever #5 clk = ~clk; // Generate a clock with a period of 10
units
end
initial begin
   $display(" Time | Reset | D | Q ");
   $display("----");
   $monitor("%4t | %b | %b", $time, reset, D, Q);
   reset = 1; D = 0; \#10; // Reset the Flip-Flop
   reset = 0; D = 1; #10; // Apply D=1
   D = 0; #10;
                          // Change D to 0
                          // Change D to 1
   D = 1; #10;
   reset = 1; #10; // Reset again
   reset = 0; D = 0; \#10; // Release reset and set D=0
   $finish;
                          // End simulation
end
endmodule
```

Output:

```
(base) PS C:\iverilog\bin> .\iverilog -o d_ff Programs\DFlipFlop.v
(base) PS C:\iverilog\bin> .\vvp d_ff
 Time | Reset | D | Q
  0
              1010
          1
 10
          0
               1
                   0
                1
  15
          0
                    1
              0 | 1
          0
  20
              1010
 25
          0
              | 1 | 0
 30
         0
                1
                  | 1
  35
          0
 40
          1
                1
                  I 0
              0 0
  50
          0
Programs\DFlipFlop.v:33: $finish called at 60 (1s)
```

Experiment 11

(JK Flip-Flop)

Question: To design and verify the operation of JK flip-flops using logic gates

```
module test_jk_flip_flop;
reg J, K, clk, reset;
wire Q;
// Instantiate the JK Flip-Flop
jk flip flop uut (
   .J(J),
   .K(K),
   .clk(clk),
   .reset (reset),
   .Q(Q)
);
// Clock generation
initial begin
  clk = 0;
    forever #5 clk = ~clk; // Generate a clock with a period of 10 units
end
// Apply test cases
initial begin
    $display("Time | Reset | J | K | Q ");
    $display("----");
    $monitor("%4t | %b | %b | %b", $time, reset, J, K, Q);
   reset = 1; J = 0; K = 0; \#10; // Reset the Flip-Flop
   reset = 0; J = 0; K = 0; \#10; // No change
    J = 0; K = 1; #10;
                                // Reset Q
   J = 1; K = 0; #10;
                                // Set Q
   J = 1; K = 1; #10;
                                // Toggle Q
                             // No change
   J = 0; K = 0; #10;
   reset = 1; #10;
                               // Reset again
  reset = 0; J = 1; K = 1; #10; // Toggle Q
```

```
$finish; // End simulation
end
endmodule
```

Output:

Experiment 12

(Counter)

Question: To verify the operation of asynchronous counter

```
module async counter (
                        // Clock input
    input clk,
                        // Asynchronous reset
    input reset,
                        // 4-bit counter output
    output [3:0] Q
);
reg [3:0] count;
always @ (posedge clk or posedge reset) begin
    if (reset)
        count <= 4'b0000; // Reset counter to 0</pre>
    else
       count <= count + 1; // Increment counter</pre>
end
assign Q = count;
endmodule
module test async counter;
reg clk, reset;
wire [3:0] Q;
async counter uut (.clk(clk), .reset(reset), .Q(Q));
initial begin
 clk = 0;
```

```
forever #5 clk = ~clk;
end

// Apply test cases
initial begin
    $display("Time | Reset | Q");
    $display("----|-----");
    $monitor("%4t | %b | %b", $time, reset, Q);

reset = 1; #10; // Reset the counter
    reset = 0; #100; // Allow counter to increment
    reset = 1; #10; // Reset again
    reset = 0; #50; // Allow counter to increment again
    $finish; // End simulation
end
endmodule
```

Output:

```
(base) PS C:\iverilog\bin> .\iverilog -o async_counter Programs\Counter.v
(base) PS C:\iverilog\bin> .\vvp async_counter
Time |
      Reset
              Q
               0000
  0
         1
  10
        0
               0000
  15
        0
               0001
        0
  25
               0010
  35
        0
               0011
  45
        0
               0100
  55
        0
               0101
  65
        0
               0110
  75
        0
               0111
  85
        0
               1000
  95
        0
               1001
 105
        0
              1010
 110
        1
               0000
 120
        0
               0000
        0
 125
               0001
 135
        0
               0010
 145
         0
               0011
 155
         0
               0100
         0
               0101
165
Programs\Counter.v:40: $finish called at 170 (1s)
```