| D 11  | Number:  |  |
|-------|----------|--|
| L OII | Niimhari |  |
| TUUII | number.  |  |

## Thapar Institute of Engineering & Technology, Patiala

Department of Computer Science & Engineering 'U' grade EXAMINATION (March 2022)

B. E.(COE) (Final Year): Semester VIII,

Course Code: UCS704

Course Name: Embedded System Design


Tuesday, 17:30 March 8, 2022

Faculty: Dr. Gaurav Mishra Time: 2 Hours, M. Marks: 45

Note: All questions carry equal marks. Attempt any five questions. Assume missing data, if any, suitably.

| Q.1 (a) | What is an embedded system? What are the features required to design an embedded system?  |   |   | (5)   |                       |     |
|---------|---|---|---|---|-----------------------|-----|
| (b)     | Why the personal computer (PC) is not considered as embedded system?  |   |   | (4)   |                       |     |
| Q.2 (a) | What are the differences between the microprocessor and microcontroller?  |   |   | (4)   |                       |     |
| (b)     | What are the different components required to design the temperature monitor embedded system (explain with the block diagram)?            |   |   | (5)   |                       |     |
| Q.3 (a) | Draw the internal diagram of DRAM chip. List the steps of typical read operation in DRAM cell   |   |   | (5)   |                       |     |
| (b)     | Discuss the scenario when memory shadowing is useful in the operation of an embedded system.  |   |   | (4)   |                       |     |
| Q.4 (a) | Differentiate following:  a. SRAM and DRAM b. Timer and counter c. LED and OLED d. Microprocessor and Microcontroller e. EPROM and EEPROM |   |   | (9)   |                       |     |
|         | e. EPROM a  | nd EEPROM   |   | <u>, '</u>  |                       |     |
| Q.5     |   | nd EEPROM<br>e following set of   | three real-time   | e periodic tasks  |                       |     |
| Q.5     |   |   | three real-time Processing time(ms)   | e periodic tasks<br>Period (ms)                                       | :<br>Deadline (ms)    |     |
| Q.5     | Consider the  | e following set of  | Processing  | Period (ms)   | Deadline (ms)         |     |
| Q.5     | Consider the  | e following set of Start (ms) 20 40   | Processing time(ms) 25 10   | Period (ms)  150  50  | Deadline (ms)  100 50 |     |
| Q.5     | Consider the Task   | e following set of<br>Start (ms)  | Processing time(ms)   | Period (ms)   | Deadline (ms)         |     |
| Q.5     | Task  T1  T2  T3  i. Check  Mono comp  ii. Draw perio   | Start (ms)  20 40 60  k whether the totonic Algorithmoutation.  the Gantt chart | Processing time(ms) 25 10 50 hree given tasm. Show all for the one cynaximum processing | Period (ms)  150 50 200  eks are schedu intermediate cle of execution | Deadline (ms)  100 50 | (3) |

|         | iii. When T3 finishes its first execution.  |     |
|---------|---|-----|
| Q.6 (a) | ) What are the types of robots? Write the steps for designing an autonomous robotic system.             |     |
| (b)     | What are the actuators used for designing the robotic system?   | (4) |
| Q.7 (a) | Explain the working of following 8051 pin  i. PSEN(bar)  ii. EA(bar)  iii. RXD                          |     |
| (b)     | Write two differences between RISC and CISC architectures. Also mention name of one processor for each. | (4) |



| Roll Number:                            | Group: | Name: |
|---|--------|-------|
| 110111111111111111111111111111111111111 |        |       |

| Thapar Institute of Engineering & Technology, Patiala<br>Department of Computer Science & Engineering<br>'U' Grdae Sessional Quiz |  |  |
|---|--|--|
| B. E IV Year (COE), Semester VIII, X  March 8, 2022, Tuesday  Name Of Faculty: GAM  | Course Code: UCS704<br>Course Name: Embedded System Desig<br>Time: 15 mins, M. Marks: 15   |  |
| Q.1 Which of the following is the properties o  | f Field Programmable Gate Array (FPGA)?  |  |
| (a) Reconfigurable circuit  | (b) Easier entry-barrier   |  |
| (c) Both of (a) and (b)   | (d) None of the above  |  |
| Q.2 Internet of Things is driven by combination   | A STATE OF THE STA |  |
|   | on or.   |  |
| (a) Sensors and Connectivity  |  |  |
| (b) Connectivity and People & Processes   |  |  |
| (c) Sensors and People & Processes  |  |  |
| (d) Sensors, Connectivity, and People & Pr  | ocesses  |  |
| Q.3 Which of the following is the Local Netwo   | ork technologies in IoT?   |  |
| (a) Bluetooth   | (b) LoRa   |  |
| (c) ZigBee  | (d) Sigfox   |  |
| Q.4 What is the standard form of LPWAN?   |  |  |
| (a) Low-Protocol Wide-Area Network  | (b) Low-Power Wireless-Area Network  |  |
| (c) Low-Power Wide-Area Network   | (d) None of the Above  |  |
| Q.5 What does FRIDGE stand for?   |  |  |
| (a) the floating-point programming design   | environment  |  |
| (b) the fixed-point programming design en   | vironment  |  |
| (c) floating-point programming decoding   |  |  |
| (d) fixed-point programming decoding  |  |  |
|   |  |  |

(b) deadlines

(d) None of the these

Q.6 Earliest deadline first algorithm assigns priorities according to

(a) periods

(c) burst times

| Q.7 If the period of a process is 'p', then the ra  | ate of the task is                               |  |  |
|---|--|--|--|
| (a) p2  | (b) 2*p  |  |  |
| (c) 1/p   | (d) P  |  |  |
| Q.8 is the maximum time a task can v  | wait and still meet its deadline.                |  |  |
| (a) Laxity  | (b) Tardiness                                    |  |  |
| (c) Schedule time   | (d) None of these                                |  |  |
| Q.9 The Von-Neumann architecture has:   |  |  |  |
| (a) separate bus just for peripherals   | (b) separate bus for Code & Data memory          |  |  |
| (c) common bus for Code & Data memory   | (d) none of these                                |  |  |
| Q.10 The internal RAM memory of the 8051 is   | s:   |  |  |
| (a) 32 bytes (b) 64 bytes (c) 1   | 28 bytes (d) 256 bytes                           |  |  |
| Q.11 In LCD, which hex command performs the function of 'Display on, cursor on and blinking'?                                 |  |  |  |
| (a) 0x0A  | (b) 0x0C   |  |  |
| (c) 0x0F  | (d) 0x0E   |  |  |
| Q.12 If the deadline of an embedded system catit is called type of embedded system.   | annot complete its task within its deadline then |  |  |
| <ul><li>(a) Soft real time</li><li>(b) Hard real time</li><li>(c) Stand alone</li><li>(d) Networked embedded system</li></ul> |  |  |  |
| Q.13 How many transistor are required for stor  | ring 1 byte data in DRAM                         |  |  |
| (a) 32 (b) 48 (c) 8   | (d) 16   |  |  |
| Q.14 In BMI, when a person close his/her eyes   | s waves are obtained                             |  |  |
| (a) High power alpha  | (b) Low power alpha                              |  |  |
| (c) High power beta   | (d) Low power beta                               |  |  |
|   |  |  |  |
| Q.15 The processor clock is used as reference   | clock is during the operation of                 |  |  |
| (a) Counter   | (b) Timer  |  |  |
| (c) Stop watch  | (d) System clock                                 |  |  |

| Roll Number: Group:                              | Name:   |
|--|---|
| Department of Comp                               | neering & Technology, Patiala<br>uter Science & Engineering<br>essional Lab Quiz<br>Course Code: UCS704<br>Course Name: Embedded System Design<br>Time: 5 mins, M. Marks: 5 |
| Q.1 #60 \$finish indicates                       |   |
| (a) End of simulation time                       |   |
| (b) End of simulation at 60 time units           |   |
| (c) Suspend simulation at 40 time units          |   |
| (d) None of these                                |   |
| Q.2 What is the system task to suspend simul     | ation in Verilog?   |
| (a) \$finish                                     |   |
| (b) \$monitor                                    |   |
| (c) \$display                                    |   |
| (d) \$stop                                       |   |
| Q.3 if m is declared as register type variable ( | reg m;), the default value of m is:   |
| (a) 1  |   |
| (b) Z  |   |
| (c) 0  |   |
| (d) x  |   |
| Q.4 The carry propogation of half adder can      | be experessed as (inputs are m and n)   |
| (a) Bp = m+n                                     | (b) Bp = m.n  |
| (c) Bp = ~m.n                                    | (d) Bp = m^n  |
| Q.5 Setup time is:                               | ¥.  |
| (a) Minimum time the data must arrive before     | ore active clock edge   |
| (b) Maximum time the data must arrive bef        | ore active clock edge   |
| (c) Minimum time the data cannot change a        | ifter active clock edge   |
| (d) None of the above                            |   |