Config.txt

FP adder: 2, 2 FP Multiplier: 2, 30 FP divider: 1, 50 I-Cache: 4, 4

data.txt

0000000000000000010000101010101 000000000010011101010101000101000000010101011111100010101010101010100000000101010101010101010101011111000001000100100101011110000001010000000000000000011111111111111111110000000000000000111111111111111111000000000000000011111000101001100000000000000000101010110111011000000000000101011010011110101011000000000010000000000000000111 0000000000000010111000000010101000000000000000000101011101011010000000000000110110101001111010100000000000000000000000011000010000000000000011000010101010101010000000000000000000001010101010101000000000000000011111111111111000000000000000000000000000000001100000000000000001111100110100110000000000000000000010101010101010100000000000001101101010011110101000000000000010000101011110010101000000000000011011011110010101010000000000000000010101010111101000000000000000100101010101111010100000000000000000000000000001010100000000001111011100000000000000 00000000000001101101010011110100

inst.txt

LI R4, 256 LI R5, 288 LI R1, 3 LI R2, 1 LI R3, 1 LI R8, 264 GG: L.D F1, 4(R4) L.D F2, 8(R5) ADD.D F4, F6, F2 SUB.D F5. F7, F1 MUL.D F6. F1. F5 ADD.D F6. F1, F7 F7. F2, F6 ADD.D F6, 0(R8) S.D DADDI R4, R4, 32 R5. DADDI R5, 32 DADDI R8. R8. 24 DSUB R1, R1, R2 BNE R1, R3, GG **HLT HLT**

result.txt

Instruction	Fetch	Issue	Read	Exec	Write	RAW	WAW	Struct
LI R4, 256	13 I-Cache miss 1fetch+3cycle x 4word Mem I-Cache block 0 filled with 0x00~0x0F	14	15	16	17	N	N	N
LI R5, 288	14	18 structural hazard	19	20	21	N	N	Υ
LI R1, 3	18	22 structural hazard	23	24	25	N	N	Υ
LI R2, 1	22	26 structural hazard	27	28	29	N	N	Υ
LI R3, 1	35 I-Cache miss 1fetch+3cycle x 4word Mem I-Cache block 1 filled with 0x10~0x1F	36	37	38	39	N	N	N
LI R8, 264	36	40 structural hazard	41	42	43	N	N	Υ
GG: L.D F1, 4(R4)	40	41	42	Memory bus conflict D-Cache miss for 0x104~0x108 (260~267) 2+3cycle x 4word Mem D-Cache set 0 block 0 filled with 0x100~0x10F (256~271) LRU of set 0 set to block 1	68	N	N	N
L.D F2, 8(R5)	41	69 structural hazard	70	P-Cache miss for 0x128~0x12F (296~303) 2+3cycle x 4word Mem D-Cache set 0 block 1 filled with 0x120~0x12F (288~303) LRU of set 0 set to block 0	85	N	N	Y
ADD.D F4, F6, F2	69 I-Cache miss 1fetch+3cycle x 4word Mem I-Cache block 2 filled with 0x20~0x2F	70	86 RAW hazard on F2 to L.D F2, 8(R5)	88	89	Υ	N	N
SUB.D F5, F7, F1	70	71	72	74	75	N	N	N
MUL.D F6, F1, F5	71	72	76 RAW hazard on F5 to SUB.D F5, F7, F1	106	107	Υ	N	N
ADD.D F6, F1, F7	72	108 WAW hazard on F6 to MUL.D F6, F1, F5	109	111	112	N	Υ	Υ
ADD.D F7, F2, F6	108 I-Cache miss 1fetch+3cycle x 4word Mem	109	113 RAW hazard on F6 to ADD.D F6, F1, F7	115	116	Υ	N	N

	I-Cache block 3 filled with 0x30~0x3F							
S.D F6, 0(R8)	109	110	113 RAW hazard on F6 to ADD.D F6, F1, F7	115 D-Cache hit for 0x108~0x10F(264~271)on set 0 block 0 LRU of set 0 set to block 1	116	Υ	N	N
DADDI R4, R4, 32	110	111	112	113	114	N	N	N
DADDI R5, R5, 32	111	115 structural hazard, not enough integer ALU	116	117	118	N	N	Υ
DADDI R8, R8, 24	124 I-Cache miss 1fetch+3cycle x 4word Mem I-Cache block 0 replaced with 0x40~0x4F	125	126	127	128	N	N	N
DSUB R1, R1, R2	125	129 structural hazard, not enough integer ALU	130	131	132	N	N	Υ
BNE R1, R3, GG	129	130	133 RAW hazard on R1 to DSUB R1, R1, R2			Υ	N	N
HLT	130					N	N	N
GG: L.D F1, 4(R4)	134 I-Cache hit on block 1	135	136	138 D-Cache hit for 0x124~0x12C (292~300) on set 0 block 1 LRU of set 0 set to block 0	139	N	N	N
L.D F2, 8(R5)	135	140 structural hazard	141	D-Cache miss for 0x148~0x14F (328~335) Set 0 block 0 should be replaced but dirty 2+3cycle x 4word Write +3cycle x 4word Read D-Cache set 0 block 0 replaced with 0x140~0x14F (320~335) LRU of set 0 set to block 1	168	N	N	Y
ADD.D F4, F6, F2	140 I-Cache hit on block 2	141	169 RAW hazard on F2 to L.D F2, 8(R5)	171	172	Υ	N	N
SUB.D F5, F7, F1	141	142	143	145	146	N	N	N
MUL.D F6, F1, F5	142	143	147 RAW hazard on F5 to SUB.D F5, F7, F1	177	178	Υ	N	N
ADD.D F6, F1, F7	143	179 WAW hazard on F6 to MUL.D F6, F1, F5	180	182	183	N	Υ	Υ
ADD.D F7, F2, F6	179 I-Cache hit on block 3	180	184 RAW hazard on F6 to ADD.D F6, F1, F7	186	187	Υ	N	N

S.D F6, O(R8)	180	181	184 RAW hazard on F6 to ADD.D F6, F1, F7	186 D-Cache hit for 0x120~0x128(288~296)on set 0 block 1 LRU of set 0 set to block 0	187	Υ	N	N
DADDI R4, R4, 32	181	182	183	184	185	N	N	N
DADDI R5, R5, 32	182	186 structural hazard, not enough integer ALU	187	188	189	N	N	Υ
DADDI R8, R8, 24	186 I-Cache hit on block 0	190 structural hazard, not enough integer ALU	191	192	193	N	N	Υ
DSUB R1, R1, R2	190	194 structural hazard, not enough integer ALU	195	196	197	N	N	Υ
BNE R1, R3, GG	194	195	198 RAW hazard on R1 to DSUB R1, R1, R2			Υ	N	N
HLT	195					N	N	N
HLT	211 I-Cache miss 1fetch+3cycle x 4word Mem I-Cache block 1 replaced with 0x50~0x5F					N	N	N

Total number of access requests for instruction cache: 35

Number of instruction cache hits: 29

Total number of access requests for data cache: 12

Number of data cache hits: 9