

Memory bus conflict

### **Config.txt**

FP adder: 2, 2  
FP Multiplier: 2, 30  
FP divider: 1, 50  
I-Cache: 4, 4

### **data.txt**

```
000000000000000000000000000010
0000000000000000000010000101010101
000000000001001110101010100010100
00000101010111110001010101010101
0000000001010101010101010101111
00000100010010010101110000001010
00000000000000001111111111111111
00000000000000001111111111111111
0000000000000000111100010100110
00000000000000001010101101110110
00000000000101011010011110101011
0000000000010000000000000000111
000000000000010111000000010101
0000000000000000010101110101101
00000000000000000000000000000000
00000000000001101101010011110101
00000000000000000000000001100001
00000000000000110000101010101001
00000000000000000000000101010101
00000000000000000000000011111111111000
000000000000000000000000000000011
000000000000000000000000000000001
00000000000000001111100110100110
00000000000000000000010101010101
00000000000001101101010011110101
00000000000001000010101110010101
00000000000001101101111001010101
00000000000000000101010101110100
00000000000001001010101011110101
00000000000000000000000000010101
00000000000111101110000000000000
00000000000001101101010011110100
```

### **inst.txt**

```
LI R4, 256
LI R5, 256
LI R1, 3
LI R2, 1
LI R3, 1
GG: DADDI R4, R4, 4
    DADDI R5, R5, 4
    L.D F1, 4(R4)
    DSUB R1, R1, R2
    L.D F2, 4(R5)
    ADD.D F4, F6, F2
    SUB.D F5, F7, F1
    MUL.D F6, F1, F5
    ADD.D F7, F2, F6
    ADD.D F6, F1, F7
    BNE R1, R3, GG
    HLT
    HLT
```

**result.txt**

Instruction	Fetch	Issue	Read	Exec	Write	RAW	WAW	Struct
LI R4, 256	13 I-Cache miss 1fetch+3cycle x 4word Mem I-Cache block 0 filled with 0x00~0x0F	14	15	16	17	N	N	N
LI R5, 256	14	18 structural hazard	19	20	21	N	N	Y
LI R1, 3	18	22 structural hazard	23	24	25	N	N	Y
LI R2, 1	22	26 structural hazard	27	28	29	N	N	Y
LI R3, 1	35 I-Cache miss 1fetch+3cycle x 4word Mem I-Cache block 1 filled with 0x10~0x1F	36	37	38	39	N	N	N
GG:DADDI R4, R4, 4	36	40 structural hazard	41	42	43	N	N	Y
DADDI R5, R5, 4	40	44 structural hazard on ALU	45	46	47	N	N	Y
L.D F1, 4(R4)	44	45	46	70 Memory bus conflict D-Cache miss for 0x104~0x10B (264~271) 53+2+3cycle x 4word Mem D-Cache set 0 block 0 filled with 0x100~0x10F (256~271) LRU of set 0 set to block 1	71	N	N	Y
DSUB R1, R1, R2	57 I-Cache miss 1fetch+3cycle x 4word Mem I-Cache block 2 filled with 0x20~0x2F	58	59	60	61	N	N	N
L.D F2, 4(R5)	58	72 structural hazard	73	75 D-Cache hit for 0x108~0x10F (264~271) on set 0 block 0 LRU of set 0 set to block 1	76	N	N	Y
ADD.D F4, F6, F2	72	73	77 RAW hazard on F2 to L.D F2, 8(R5)	79	80	Y	N	N
SUB.D F5, F7, F1	73	74	75	77	78	N	N	N
MUL.D F6, F1, F5	86 I-Cache miss 1fetch+3cycle x 4word Mem I-Cache block 3 filled with 0x30~0x3F	87	88	118	119	N	N	N

ADD.D F7, F2, F6	87	88	120 RAW hazard on F6 to MUL.D F6, F1, F5	122	123	Y	N	N
ADD.D F6, F1, F7	88	120 WAW Hazard on F6 to MUL.D F6, F1, F5	124 RAW hazard on F6 to ADD.D F7, F2, F6	126	127	Y	Y	N
BNE R1, R3, GG	120	121	122			N	N	N
HLT	133 I-Cache miss 1fetch+3cycle x 4word Mem I-Cache block 0 replaced with 0x40~0x4F					N	N	N
GG:DADDI R4, R4, 4	134 I-Cache hit on block 1	135	136	137	138	N	N	N
DADDI R5, R5, 4	135	139 structural hazard on ALU	140	141	142	N	N	Y
L.D F1, 4(R4)	139	140	141	155 D-Cache hit on set 0 block 0 for the 1st word 0x10C~0x10F (268~271) D-Cache miss for the 2 <sup>nd</sup> word 0x110~0x113 (272~275) 2+3cycle x 4word Mem D-Cache set 1 block 0 filled with 0x120~0x12F (272~287) LRU of set 0 set to block 0	156	N	N	N
DSUB R1, R1, R2	140 I-Cache hit on block 2	143 structural hazard	144	145	146	N	N	Y
L.D F2, 4(R5)	143	157 structural hazard	158	160 D-Cache hit for 0x110~0x117 (268~275)	161	N	N	Y
ADD.D F4, F6, F2	157	158	162 RAW hazard on F2 to L.D F2, 8(R5)	164	165	Y	N	N
SUB.D F5, F7, F1	158	159	160	162	163	N	N	N
MUL.D F6, F1, F5	159 I-Cache hit on block 3	160	164 RAW hazard on F5 to SUB.D F5, F7, F1	194	195	Y	N	N
ADD.D F7, F2, F6	160	164 structural hazard on FP adder	196 RAW hazard on F6 to MUL.D F6, F1, F5	198	199	Y	N	Y
ADD.D F6, F1, F7	164	196 WAW Hazard on F6 to MUL.D F6, F1, F5	200 RAW hazard on F6 to ADD.D F7, F2, F6	202	203	Y	Y	N
BNE R1, R3, GG	196	197	198			N	N	N
HLT	197 I-Cache hit on block 0					N	N	N
HLT	198					N	N	N

Total number of access requests for instruction cache: 30

Number of instruction cache hits: 25

Total number of access requests for data cache: 8

Number of data cache hits: 6