Config.txt

FP adder: 2, 2 FP Multiplier: 2, 30 FP divider: 1, 50 I-Cache: 4, 4

data.txt

0000000000000000010000101010101 0000000000100111010101010001010000000101010111111000101010101010101000000001010101010101010101010111110000010001001001010111100000010100000000000000000111111111111111111100000000000000001111111111111111110000000000000000111110001010011000000000000000001010101101110110000000000001010110100111101010110000000000010000000000000000111000000000000001011100000001010100000000000000000010101110101101000000000000011011010100111101010000000000000000000000001100001000000000000001100001010101010101000000000000000000001010101010100000000000000011111111111111000000000000000000000000000000001100000000000000001111100110100110000000000000000000010101010101010100000000000001101101010011110101000000000000010000101011110010101000000000000011011011110010101010000000000000000010101010111101000000000000000100101010101111010100000000000000000000000000001010100000000001111011100000000000000 00000000000001101101010011110100

inst.txt

LI R4, 256 LI R5, 256 LI R1, 3 LI R2, 1 LI R3, 1 GG: DADDI R4, R4, DADDI R5. R5. L.D F1, 4(R4) **DSUB** R1, R1, R2 L.D F2, 4(R5) ADD.D F4. F6, F2 SUB.D F5, F7, F1 MUL.D F6, F1, F5 ADD.D F7, F2, F6 ADD.D F6, F1, F7 BNE R1, R3, GG **HLT** HLT

result.txt

| Instruction | Fetch | Issue | Read | Exec | Write | RAW | WAW | Struct |
|-----------------------|---|--------------------------------|--|--|-------|-----|-----|--------|
| LI R4, 256 | 13 I-Cache miss 1fetch+3cycle x 4word Mem I-Cache block 0 filled with 0x00~0x0F | 14 | 15 | 16 | 17 | N | N | N |
| LI R5, 256 | 14 | 18 structural hazard | 19 | 20 | 21 | N | N | Υ |
| LI R1, 3 | 18 | 22 structural hazard | 23 | 24 | 25 | N | N | Υ |
| LI R2, 1 | 22 | 26 structural hazard | 27 | 28 | 29 | N | N | Υ |
| LI R3, 1 | 35 I-Cache miss 1fetch+3cycle x 4word Mem I-Cache block 1 filled with 0x10~0x1F | 36 | 37 | 38 | 39 | N | N | N |
| GG:DADDI R4, R4, 4 | 36 | 40 structural hazard | 41 | 42 | 43 | N | N | Υ |
| DADDI R5, R5, 4 | 40 | 44 structural hazard on ALU | 45 | 46 | 47 | N | N | Υ |
| L.D F1, 4(R4) | 44 | 45 | 46 | Memory bus conflict D-Cache miss for 0x104-0x108 (264-271) 53+2+3cycle x 4word Mem D-Cache set 0 block 0 filled with 0x100*0x10F (256*271) LRU of set 0 set to block 1 | 71 | N | N | Υ |
| DSUB R1, R1, R2 | 57 I-Cache miss 1fetch+3cycle x 4word Mem I-Cache block 2 filled with 0x20~0x2F | 58 | 59 | 60 | 61 | N | N | N |
| L.D F2, 4(R5) | 58 | 72 structural hazard | 73 | 75 D-Cache hit for 0x108~0x10F (264~271) on set 0 block 0 LRU of set 0 set to block 1 | 76 | N | N | Υ |
| ADD.D F4, F6, F2 | 72 | 73 | 77 RAW hazard on F2 to L.D F2, 8(R5) | 79 | 80 | Υ | N | N |
| SUB.D F5, F7, F1 | 73 | 74 | 75 | 77 | 78 | N | N | N |
| MUL.D F6, F1, F5 | 86 I-Cache miss 1fetch+3cycle x 4word Mem I-Cache block 3 filled with 0x30~0x3F | 87 | 88 | 118 | 119 | N | N | N |

| ADD.D F7, F2, F6 | 87 | 88 | 120 RAW hazard on F6 to MUL.D F6, F1, F5 | 122 | 123 | Υ | N | N |
|-----------------------|--|--|--|--|-----|---|---|---|
| ADD.D F6, F1, F7 | 88 | 120 WAW Hazard on F6 to MUL.D F6, F1, F5 | 124 RAW hazard on F6 to ADD.D F7, F2, F6 | 126 | 127 | Υ | Υ | N |
| BNE R1, R3, GG | 120 | 121 | 122 | | | N | N | N |
| HLT | 133 I-Cache miss 1fetch+3cycle x 4word Mem I-Cache block 0 replaced with 0x40~0x4F | | | | | N | N | N |
| GG:DADDI R4, R4, 4 | 134 I-Cache hit on block 1 | 135 | 136 | 137 | 138 | N | N | N |
| DADDI R5, R5, 4 | 135 | 139 structural hazard on ALU | 140 | 141 | 142 | N | N | Υ |
| L.D F1, 4(R4) | 139 | 140 | 141 | D-Cache hit on set 0 block 0 for the 1st word 0x10C**0x10F (268**271) D-Cache miss for the 2 nd word 0x110**0x113 (272**275) 2+3cycle x 4word Mem D-Cache set 1 block 0 filled with 0x120**0x12F (272**287) LRU of set 0 set to block 0 | 156 | N | N | N |
| DSUB R1, R1, R2 | 140 I-Cache hit on block 2 | 143 structural hazard | 144 | 145 | 146 | N | N | Υ |
| L.D F2, 4(R5) | 143 | 157 structural hazard | 158 | 160 D-Cache hit for 0x110~0x117 (268~275) | 161 | N | N | Υ |
| ADD.D F4, F6, F2 | 157 | 158 | 162 RAW hazard on F2 to L.D F2, 8(R5) | 164 | 165 | Υ | N | N |
| SUB.D F5, F7, F1 | 158 | 159 | 160 | 162 | 163 | N | N | N |
| MUL.D F6, F1, F5 | 159 I-Cache hit on block 3 | 160 | 164 RAW hazard on F5 to SUB.D F5, F7, F1 | 194 | 195 | Υ | N | N |
| ADD.D F7, F2, F6 | 160 | 164 structural hazard on FP adder | 196 RAW hazard on F6 to MUL.D F6, F1, F5 | 198 | 199 | Υ | N | Υ |
| ADD.D F6, F1, F7 | 164 | 196 WAW Hazard on F6 to MUL.D F6, F1, F5 | 200 RAW hazard on F6 to ADD.D F7, F2, F6 | 202 | 203 | Υ | Υ | N |
| BNE R1, R3, GG | 196 | 197 | 198 | | | N | N | N |
| HLT | 197 I-Cache hit on block 0 | | | | | N | N | N |
| HLT | 198 | | | | | N | N | N |

Total number of access requests for instruction cache: 30

Number of instruction cache hits: 25

Total number of access requests for data cache: 8

Number of data cache hits: 6