RISC vs. CISC Machines

Instruction Length	Addressing Modes	Instructions	Arithmetic Operands	Register Classes	Registers	Feature
32 bits	r M[r+c] (l,s)	3-addr	Registers	One	နာ32	RISC
Variable	several	2-addr	Memory+Registers	Some	6, 8, 16	CISC

	7	L
_	00	85

MIPS is a RISC

- RISC = Reduced (Regular/Restricted) Instruction Set Computer
 All arithmetic operations are of the form:

 $R_d \leftarrow R_s \text{ op } R_t$ # the Rs are registers

- Important restriction: MIPS is a load store architecture: the ALU can only operate on registers Why?
- Basic operations (really only a few kinds)

 1. Arithmetic (addition, substraction, etc)

 2. Logical (and, or, xor, etc)

- Comparison (less-than, greater-than, etc)
 Control (branches, jumps, etc)
 Memory access (load and store)
 All MIPS instructions are 32 bits long



MIPS is a Load-Store Architecture

- Every operand of a MIPS instruction must be in a register (with some exceptions)
- Variables must be loaded into registers
 Results have to be stored back into memory
- Example C fragment...
- would be "translated" into something like
- oad b into register Rx oad c into register Ry

- Rx + Ry
 e Rz into a
 Rz + Rx
 e Rz into d



MIPS Registers

- Provides thirty-two, 32-bit registers, named 0, 1, 2... and used for:
- integer arithmetic
 address calculations
- •special-purpose functions defined by convention •temporaries

- A 32-bit program counter (PC)
 Two 32-bit registers HI and LO used specifically for multiplication and division
- Thirty-two 32-bit registers \$f0, \$f1, \$f2... \$f31 used for floating point arithmetic
- Other special-purpose registers (see later)



MIPS Register Names and Conventions

Register	Name	Function	Comment
\$0	Zero	Always 0	No-op on write
SI	Şat	reserved for assembler	don't use it!
\$2-3	\$v0-v1	expression eval/function return	
\$4-7	\$80-83	proc/funct call parameters	
\$8-15	\$10-17	volatile temporaries	not saved on call
\$16-23	\$50-57	temporaries (saved across calls)	saved on call
\$24-25	\$18-19	volatile temporaries	not saved on call
\$26-27	\$k0-k1	reserved kernel/OS	don't use them
\$28	Sep	pointer to global data area	
\$29	\$sp	stack pointer	
\$30	Ştp	frame pointer	
\$31	Şra	proc/funct return address	

MIPS Instruction Types

- As we said earlier, there are very few basic open
- Memory access (load and store)
 Arithmetic (addition, substraction, etc)
 Logical (and, or, xor, etc)
 Comparison (less-than, greater-than, etc)
 Control (branches, jumps, etc)
- We'll use the following notation when describing instructions:

immed a 16-bit value rd destination register (modified by instruction)
rs: source register (read by instruction)
rt: source/destination register (read or read+modified)



Load and Store Instructions

- Data is explicitly moved between memory and registers through load and store instructions.
- Each load or store must specify the memory address of the memory data to be read or written.
- Think of a MIPS address as a 32-bit, unsigned integer.
 Because a MIPS instruction is always 32 bits long, the address must be specified in a more compact way.
 We always use a base register to address memory
- The base register points somewhere in memory, and the instruction specifies the register number, and a 16-bit, signed
- A single base register can be used to access any byte within ??? bytes from where it points in memory.



Flow of Control: Conditional Branches

rs, rt, target # branch if rs == rt
rs, rt, target # branch if rs != rt

Comparison Between Registers

- What if you want to branch if R6 is greater than R7?
 We can use the SLT instruction:
- rd, rs, rt # if rs<rt then rd <- 1
 # else rd <- 0
 # same, but rs,rt unsigned</pre>
- Example: Branch to L1 if \$5 > \$6
- \$7, \$6, \$5 \$7, \$0, L1 # \$7 = 1, if \$6 < \$5



Load and Store Examples

Load a word from memory:

```
lw rt, offset(base)
# rt <-
```

Store a word into memory:

```
sw rt, offset(base) # memory[base+offset] <- rt
```

For smaller units (bytes, half-words) only the lower bits of a register are accessible. Also, for loads, you need to specify whether to sign or zero extend the data.

lb rt, offset(base) # rt <- sign-extended byte
lbu rt, offset(base) # rt <- zero-extended byte
sb rt, offset(base) # store low order byte of rt</pre>

Jump Instructions

Jump instructions allow for unconditional transfer of control:

target go to specified target

Jump and link is used for procedure calls:

rs, rd # jump to target, \$31 <- PC jump to addr in rs rd <- PC

When calling a procedure, use JAL; to return, use JR \$31



Opcode Operands Arithmetic Instructions

SUB	ADDI	ADD
rd,	rt,	rd,
18,	rs,	rs,
rt	immed	rt
#	#	#
rd	rt	rd
^	^	^
60	8	18
- 8T	r8 +	18 +

ADDI	SUB	ADD	ADD
St3,	\$80,	\$10,	\$8,
st4	\$80,	, \$t1, \$t2	\$8, \$
u	\$81	\$t2	10
#	#	#	#
t3	80	ct	H
	_	0	œ
Ŷ	^	^	^
Ŷ	^	^	^
Ŷ	^	0 <- t1 + t2	^



Logic Instructions

Used to manipulate bits within words, set up masks, etc
 Opcode Operands Comments

XORI	XOR	ORI	OR	ANDI	AND	
*	rd, rs,	rt,	rd,	rt,	rd,	
100	rs,	rs,	rs,	18,	rs,	
immed	rt	immed	rt	immed	rt	
				#	#	
				# rt	# rd	
				# rt <-	# rd <-	
				# rt <- AND(rs,	# rd <- AND(rs, rt)	

The immediate constant is limited to 16 bits
To load a constant in the 16 upper bits of a register we use LUI:

rt<31,16> <- immed # rt<15,0> <- 0



Pseudoinstructions

Data moves

load label address	load 32-bit immediate	load 16-bit immediate	clear	move	Name
la \$t, A	li \$t, c	li \$t, c	clear \$t	move \$t, \$s	Assembly syntax
lui \$t, A_hi ori \$t, \$t, A_lo	lui \$t, c_hi ori \$t, \$t, c_lo	addiu \$t, \$zero, C_lo	addu \$t, \$zero, \$zero	addiu \$t, \$s, 0	Expansion
t = A	t = C	t = C	t = 0	rt s	Operation in C





System Calls

exit 1	read string 8	read integer 5	print string 4	print integer 1	Service	
10					ode	
	\$a0=string address \$a1=length limit		\$a0=string address	\$a0=integer	Code Arguments	
end of program	Console read	\$a0=result	Console print	Console print	Result	



```
Hello World
text #te
syscall # au revoir...
.data # data segment
.asciiz "hello world'n"
                               la $a0,str
li $v0,4
syscall
li v0, 10
syscall
                                                                                                                       .global __start
                                                                                         # execution starts here
# put string address into a0
                                                           # print
                                                                                                                                        # text segment
```



.text
.globl foo
.globl foo
.lw \$t0,0(\$a0)
lw \$t1,0(\$a1)
sw \$t0,0(\$a1)
sw \$t1,0(\$a0)
ir \$ra .word 5 main: la Sai, B
jal foo.

li Sv0, 4
la Sayscall SaO, outputAMsg
syscall Sv0, 1
lw SaO, A
syscall Sv0, A
syscall Sv0, A
la SaO, blankMsg
la Sou, blankMsg
syscall Sv0, 1
lw S .glob1 main addu \$57, \$0, \$ra la \$a0, A la \$a1. B jal foo \$ra, \$0, \$87 \$ra \$0, \$0, \$0