

More Reductions

Abhiram Ranade

March 29, 2016

Outline for today:

Outline for today:

Today we prove:

$$IS \leq_K ILP \leq_K CSAT \leq_K CNFSAT \leq_K IS$$

Decision versions

Outline for today:

Today we prove:

$$IS \leq_K ILP \leq_K CSAT \leq_K CNFSAT \leq_K IS$$

Decision versions

CSAT : "Circuit satisfiability"

Outline for today:

Today we prove:

$$IS \leq_K ILP \leq_K CSAT \leq_K CNFSAT \leq_K IS$$

Decision versions

CSAT : "Circuit satisfiability"

CNFSAT : "Conjunctive normal form satisfiability"

Outline for today:

Today we prove:

$$IS \leq_K ILP \leq_K CSAT \leq_K CNFSAT \leq_K IS$$

Decision versions

CSAT : "Circuit satisfiability"

CNFSAT : "Conjunctive normal form satisfiability"

Thus all above problems are equivalent for the purposes of designing polynomial time algorithms.

(0-1) ILP : The decision version

(0-1) ILP : The decision version

Original Input: $m \times n$ Matrix A , m vector b , n vector c .

(0-1) ILP : The decision version

Original Input: $m \times n$ Matrix A , m vector b , n vector c .

0-1 Optimization problem: $\max c^T x$ s.t. $x \in \{0, 1\}^n$, $Ax \leq b$

(0-1) ILP : The decision version

Original Input: $m \times n$ Matrix A , m vector b , n vector c .

0-1 Optimization problem: $\max c^T x$ s.t. $x \in \{0, 1\}^n$, $Ax \leq b$

Natural existence version: Does there exist an $x \in \{0, 1\}^n$ s.t. $Ax \leq b$ and $c^T x \geq t$, where t is an additional input.

(0-1) ILP : The decision version

Original Input: $m \times n$ Matrix A , m vector b , n vector c .

0-1 Optimization problem: $\max c^T x$ s.t. $x \in \{0, 1\}^n$, $Ax \leq b$

Natural existence version: Does there exist an $x \in \{0, 1\}^n$ s.t. $Ax \leq b$ and $c^T x \geq t$, where t is an additional input.

But the condition $c^T x \geq t$ can be included into $Ax \leq b$

(0-1) ILP : The decision version

Original Input: $m \times n$ Matrix A , m vector b , n vector c .

0-1 Optimization problem: $\max c^T x$ s.t. $x \in \{0, 1\}^n$, $Ax \leq b$

Natural existence version: Does there exist an $x \in \{0, 1\}^n$ s.t. $Ax \leq b$ and $c^T x \geq t$, where t is an additional input.

But the condition $c^T x \geq t$ can be included into $Ax \leq b$
Add row $-c^T$ to A , and append $-t$ to b .

(0-1) ILP : The decision version

Original Input: $m \times n$ Matrix A , m vector b , n vector c .

0-1 Optimization problem: $\max c^T x$ s.t. $x \in \{0, 1\}^n$, $Ax \leq b$

Natural existence version: Does there exist an $x \in \{0, 1\}^n$ s.t. $Ax \leq b$ and $c^T x \geq t$, where t is an additional input.

But the condition $c^T x \geq t$ can be included into $Ax \leq b$
Add row $-c^T$ to A , and append $-t$ to b .

(0-1) ILP Existence version:

(0-1) ILP : The decision version

Original Input: $m \times n$ Matrix A , m vector b , n vector c .

0-1 Optimization problem: $\max c^T x$ s.t. $x \in \{0, 1\}^n$, $Ax \leq b$

Natural existence version: Does there exist an $x \in \{0, 1\}^n$ s.t. $Ax \leq b$ and $c^T x \geq t$, where t is an additional input.

But the condition $c^T x \geq t$ can be included into $Ax \leq b$
Add row $-c^T$ to A , and append $-t$ to b .

(0-1) ILP Existence version:

Input: Matrix A , vector b .

(0-1) ILP : The decision version

Original Input: $m \times n$ Matrix A , m vector b , n vector c .

0-1 Optimization problem: $\max c^T x$ s.t. $x \in \{0, 1\}^n$, $Ax \leq b$

Natural existence version: Does there exist an $x \in \{0, 1\}^n$ s.t. $Ax \leq b$ and $c^T x \geq t$, where t is an additional input.

But the condition $c^T x \geq t$ can be included into $Ax \leq b$
Add row $-c^T$ to A , and append $-t$ to b .

(0-1) ILP Existence version:

Input: Matrix A , vector b .

Output: Does there exist $x \in \{0, 1\}^n$ s.t. $Ax \leq b$?

(0-1) ILP : The decision version

Original Input: $m \times n$ Matrix A , m vector b , n vector c .

0-1 Optimization problem: $\max c^T x$ s.t. $x \in \{0, 1\}^n$, $Ax \leq b$

Natural existence version: Does there exist an $x \in \{0, 1\}^n$ s.t. $Ax \leq b$ and $c^T x \geq t$, where t is an additional input.

But the condition $c^T x \geq t$ can be included into $Ax \leq b$
Add row $-c^T$ to A , and append $-t$ to b .

(0-1) ILP Existence version:

Input: Matrix A , vector b .

Output: Does there exist $x \in \{0, 1\}^n$ s.t. $Ax \leq b$?

Note: (0-1) ILP-Existence problem is a decision problem.

$IS \leq_K ILP$

$IS(G,k)$: Does a graph G have an independent set of size k ?

$ILP(A,b)$: Does there exist a 0-1 vector x s.t. $Ax \leq b$?

$IS \leq_K ILP$

$IS(G,k)$: Does a graph G have an independent set of size k ?

$ILP(A,b)$: Does there exist a 0-1 vector x s.t. $Ax \leq b$?

Instance map:

IS \leq_K ILP

IS(G, k) : Does a graph G have an independent set of size k ?

ILP(A, b): Does there exist a 0-1 vector x s.t. $Ax \leq b$?

Instance map:

x_u : 0-1 variable for each vertex u .

IS \leq_K ILP

IS(G, k) : Does a graph G have an independent set of size k ?

ILP(A, b): Does there exist a 0-1 vector x s.t. $Ax \leq b$?

Instance map:

x_u : 0-1 variable for each vertex u .

$\forall (u, v) \in E(G) : x_u + x_v \leq 1$

IS \leq_K ILP

IS(G, k) : Does a graph G have an independent set of size k ?

ILP(A, b): Does there exist a 0-1 vector x s.t. $Ax \leq b$?

Instance map:

x_u : 0-1 variable for each vertex u .

$\forall (u, v) \in E(G) : x_u + x_v \leq 1$

$\sum_u x_u = k$

IS \leq_K ILP

IS(G, k) : Does a graph G have an independent set of size k ?

ILP(A, b): Does there exist a 0-1 vector x s.t. $Ax \leq b$?

Instance map:

x_u : 0-1 variable for each vertex u .

$\forall (u, v) \in E(G) : x_u + x_v \leq 1$

$\sum_u x_u = k$

Equivalent: $\sum_u x_u \leq k, \quad -\sum_u x_u \leq -k$

IS \leq_K ILP

IS(G, k) : Does a graph G have an independent set of size k ?

ILP(A, b): Does there exist a 0-1 vector x s.t. $Ax \leq b$?

Instance map:

x_u : 0-1 variable for each vertex u .

$\forall (u, v) \in E(G) : x_u + x_v \leq 1$

$\sum_u x_u = k$ Equivalent: $\sum_u x_u \leq k, \quad -\sum_u x_u \leq -k$

Form A, b from the above inequalities.

IS \leq_K ILP

IS(G, k) : Does a graph G have an independent set of size k ?

ILP(A, b): Does there exist a 0-1 vector x s.t. $Ax \leq b$?

Instance map:

x_u : 0-1 variable for each vertex u .

$\forall (u, v) \in E(G) : x_u + x_v \leq 1$

$\sum_u x_u = k$ Equivalent: $\sum_u x_u \leq k, \quad -\sum_u x_u \leq -k$

Form A, b from the above inequalities.

Instance map function runs in time polynomial in size of G .

IS \leq_K ILP

IS(G, k) : Does a graph G have an independent set of size k ?

ILP(A, b): Does there exist a 0-1 vector x s.t. $Ax \leq b$?

Instance map:

x_u : 0-1 variable for each vertex u .

$\forall (u, v) \in E(G) : x_u + x_v \leq 1$

$\sum_u x_u = k$ Equivalent: $\sum_u x_u \leq k, \quad -\sum_u x_u \leq -k$

Form A, b from the above inequalities.

Instance map function runs in time polynomial in size of G .

IS(G, k) = true \Rightarrow ILP(A, b) = true.

IS \leq_K ILP

IS(G, k) : Does a graph G have an independent set of size k ?

ILP(A, b): Does there exist a 0-1 vector x s.t. $Ax \leq b$?

Instance map:

x_u : 0-1 variable for each vertex u .

$\forall (u, v) \in E(G) : x_u + x_v \leq 1$

$\sum_u x_u = k$ Equivalent: $\sum_u x_u \leq k, \quad -\sum_u x_u \leq -k$

Form A, b from the above inequalities.

Instance map function runs in time polynomial in size of G .

IS(G, k) = true \Rightarrow ILP(A, b) = true.

ILP(A, b) = true \Rightarrow IS(G, k) = true.

Circuit Satisfiability

Circuit Satisfiability

Input: C = a combinational circuit with inputs $1, \dots, n$ and a single output.

Circuit Satisfiability

Input: C = a combinational circuit with inputs $1, \dots, n$ and a single output.

C is specified by giving its DAG, and vertex labels: AND, OR, NOT

Circuit Satisfiability

Input: C = a combinational circuit with inputs $1, \dots, n$ and a single output.

C is specified by giving its DAG, and vertex labels: AND, OR, NOT

Output: Does there exist $z = (z_1, \dots, z_n) \in \{0, 1\}^n$ s.t. if for all i input i is set to value z_i the output will take the value true.

0 means false/NO, 1 means true/YES.

Circuit Satisfiability

Input: C = a combinational circuit with inputs $1, \dots, n$ and a single output.

C is specified by giving its DAG, and vertex labels: AND, OR, NOT

Output: Does there exist $z = (z_1, \dots, z_n) \in \{0, 1\}^n$ s.t. if for all i input i is set to value z_i the output will take the value true.

0 means false/NO, 1 means true/YES.

If such a z exists, then C is said to be satisfiable.

Circuit Satisfiability

Input: C = a combinational circuit with inputs $1, \dots, n$ and a single output.

C is specified by giving its DAG, and vertex labels: AND, OR, NOT

Output: Does there exist $z = (z_1, \dots, z_n) \in \{0, 1\}^n$ s.t. if for all i input i is set to value z_i the output will take the value true.

0 means false/NO, 1 means true/YES.

If such a z exists, then C is said to be satisfiable.

If no such z exists, then C is unsatisfiable.

$$ILP \leq_K CSAT$$

ILP \leq_K *CSAT*

ILP(A,b) : Does there exist 0-1 vector x s.t. $Ax \leq b$.

$ILP \leq_K CSAT$

$ILP(A,b)$: Does there exist 0-1 vector x s.t. $Ax \leq b$.

$CSAT(C)$: Does there exist 0-1 vector z which if given as input to C produces output 1?

$ILP \leq_K CSAT$

$ILP(A,b)$: Does there exist 0-1 vector x s.t. $Ax \leq b$.

$CSAT(C)$: Does there exist 0-1 vector z which if given as input to C produces output 1?

Reduction idea: (1) $z \equiv x$.

$ILP \leq_K CSAT$

$ILP(A,b)$: Does there exist 0-1 vector x s.t. $Ax \leq b$.

$CSAT(C)$: Does there exist 0-1 vector z which if given as input to C produces output 1?

Reduction idea: (1) $z \equiv x$. (2) Make the circuit check $Az \leq b$.

$ILP \leq_K CSAT$

$ILP(A,b)$: Does there exist 0-1 vector x s.t. $Ax \leq b$.

$CSAT(C)$: Does there exist 0-1 vector z which if given as input to C produces output 1?

Reduction idea: (1) $z \equiv x$. (2) Make the circuit check $Az \leq b$.

Instance map:

$ILP \leq_K CSAT$

$ILP(A,b)$: Does there exist 0-1 vector x s.t. $Ax \leq b$.

$CSAT(C)$: Does there exist 0-1 vector z which if given as input to C produces output 1?

Reduction idea: (1) $z \equiv x$. (2) Make the circuit check $Az \leq b$.

Instance map: $IM(A,b)\{$

$ILP \leq_K CSAT$

$ILP(A,b)$: Does there exist 0-1 vector x s.t. $Ax \leq b$.

$CSAT(C)$: Does there exist 0-1 vector z which if given as input to C produces output 1?

Reduction idea: (1) $z \equiv x$. (2) Make the circuit check $Az \leq b$.

Instance map: $IM(A,b)\{$

Construct a circuit with n inputs. $z_1, \dots, z_n =$ values on inputs.

$ILP \leq_K CSAT$

$ILP(A,b)$: Does there exist 0-1 vector x s.t. $Ax \leq b$.

$CSAT(C)$: Does there exist 0-1 vector z which if given as input to C produces output 1?

Reduction idea: (1) $z \equiv x$. (2) Make the circuit check $Az \leq b$.

Instance map: $IM(A,b)\{$

Construct a circuit with n inputs. $z_1, \dots, z_n =$ values on inputs.

Subcircuit C_1 for checking condition $a_{11}z_1 + a_{12}z_2 + \dots + a_{1n} \leq b_1$

$ILP \leq_K CSAT$

$ILP(A,b)$: Does there exist 0-1 vector x s.t. $Ax \leq b$.

$CSAT(C)$: Does there exist 0-1 vector z which if given as input to C produces output 1?

Reduction idea: (1) $z \equiv x$. (2) Make the circuit check $Az \leq b$.

Instance map: $IM(A,b)\{$

Construct a circuit with n inputs. $z_1, \dots, z_n =$ values on inputs.

Subcircuit C_1 for checking condition $a_{11}z_1 + a_{12}z_2 + \dots + a_{1n}z_n \leq b_1$

"AND bits of a_{1j} with z_j , add the results and feed to comparator having other input b_1 "

$ILP \leq_K CSAT$

$ILP(A,b)$: Does there exist 0-1 vector x s.t. $Ax \leq b$.

$CSAT(C)$: Does there exist 0-1 vector z which if given as input to C produces output 1?

Reduction idea: (1) $z \equiv x$. (2) Make the circuit check $Az \leq b$.

Instance map: $IM(A,b)\{$

Construct a circuit with n inputs. $z_1, \dots, z_n =$ values on inputs.

Subcircuit C_1 for checking condition $a_{11}z_1 + a_{12}z_2 + \dots + a_{1n} \leq b_1$

"AND bits of a_{1j} with z_j , add the results and feed to comparator having other input b_1 "

Overall circuit : AND together outputs of all C_i .

}

$ILP \leq_K CSAT$

$ILP(A,b)$: Does there exist 0-1 vector x s.t. $Ax \leq b$.

$CSAT(C)$: Does there exist 0-1 vector z which if given as input to C produces output 1?

Reduction idea: (1) $z \equiv x$. (2) Make the circuit check $Az \leq b$.

Instance map: $IM(A,b)\{$

Construct a circuit with n inputs. $z_1, \dots, z_n =$ values on inputs.

Subcircuit C_1 for checking condition $a_{11}z_1 + a_{12}z_2 + \dots + a_{1n} \leq b_1$

"AND bits of a_{1j} with z_j , add the results and feed to comparator having other input b_1 "

Overall circuit : AND together outputs of all C_i .

}

- Construction happens in polytime in n

$ILP \leq_K CSAT$

$ILP(A,b)$: Does there exist 0-1 vector x s.t. $Ax \leq b$.

$CSAT(C)$: Does there exist 0-1 vector z which if given as input to C produces output 1?

Reduction idea: (1) $z \equiv x$. (2) Make the circuit check $Az \leq b$.

Instance map: $IM(A,b)\{$

Construct a circuit with n inputs. $z_1, \dots, z_n =$ values on inputs.

Subcircuit C_1 for checking condition $a_{11}z_1 + a_{12}z_2 + \dots + a_{1n}z_n \leq b_1$

"AND bits of a_{1j} with z_j , add the results and feed to comparator having other input b_1 "

Overall circuit : AND together outputs of all C_i .

}

- ▶ Construction happens in polytime in n
- ▶ $ILP(A,b)$ has a solution x

$ILP \leq_K CSAT$

$ILP(A,b)$: Does there exist 0-1 vector x s.t. $Ax \leq b$.

$CSAT(C)$: Does there exist 0-1 vector z which if given as input to C produces output 1?

Reduction idea: (1) $z \equiv x$. (2) Make the circuit check $Az \leq b$.

Instance map: $IM(A,b)\{$

Construct a circuit with n inputs. $z_1, \dots, z_n =$ values on inputs.

Subcircuit C_1 for checking condition $a_{11}z_1 + a_{12}z_2 + \dots + a_{1n}z_n \leq b_1$

"AND bits of a_{1j} with z_j , add the results and feed to comparator having other input b_1 "

Overall circuit : AND together outputs of all C_i .

}

- ▶ Construction happens in polytime in n
- ▶ $ILP(A,b)$ has a solution x
 \Rightarrow if $x =$ circuit input, then output = 1.

$ILP \leq_K CSAT$

$ILP(A,b)$: Does there exist 0-1 vector x s.t. $Ax \leq b$.

$CSAT(C)$: Does there exist 0-1 vector z which if given as input to C produces output 1?

Reduction idea: (1) $z \equiv x$. (2) Make the circuit check $Az \leq b$.

Instance map: $IM(A,b)\{$

Construct a circuit with n inputs. $z_1, \dots, z_n =$ values on inputs.

Subcircuit C_1 for checking condition $a_{11}z_1 + a_{12}z_2 + \dots + a_{1n}z_n \leq b_1$

"AND bits of a_{1j} with z_j , add the results and feed to comparator having other input b_1 "

Overall circuit : AND together outputs of all C_i .

}

- ▶ Construction happens in polytime in n
- ▶ $ILP(A,b)$ has a solution x
 \Rightarrow if $x =$ circuit input, then output = 1. $\Rightarrow C$ is satisfiable

$ILP \leq_K CSAT$

$ILP(A,b)$: Does there exist 0-1 vector x s.t. $Ax \leq b$.

$CSAT(C)$: Does there exist 0-1 vector z which if given as input to C produces output 1?

Reduction idea: (1) $z \equiv x$. (2) Make the circuit check $Az \leq b$.

Instance map: $IM(A,b)\{$

Construct a circuit with n inputs. $z_1, \dots, z_n =$ values on inputs.

Subcircuit C_1 for checking condition $a_{11}z_1 + a_{12}z_2 + \dots + a_{1n}z_n \leq b_1$

"AND bits of a_{1j} with z_j , add the results and feed to comparator having other input b_1 "

Overall circuit : AND together outputs of all C_i .

}

- ▶ Construction happens in polytime in n
- ▶ $ILP(A,b)$ has a solution x
 \Rightarrow if $x =$ circuit input, then output = 1. $\Rightarrow C$ is satisfiable
- ▶ C is satisfiable for inputs z

$ILP \leq_K CSAT$

$ILP(A,b)$: Does there exist 0-1 vector x s.t. $Ax \leq b$.

$CSAT(C)$: Does there exist 0-1 vector z which if given as input to C produces output 1?

Reduction idea: (1) $z \equiv x$. (2) Make the circuit check $Az \leq b$.

Instance map: $IM(A,b)\{$

Construct a circuit with n inputs. $z_1, \dots, z_n =$ values on inputs.

Subcircuit C_1 for checking condition $a_{11}z_1 + a_{12}z_2 + \dots + a_{1n} \leq b_1$

"AND bits of a_{1j} with z_j , add the results and feed to comparator having other input b_1 "

Overall circuit : AND together outputs of all C_i .

}

- ▶ Construction happens in polytime in n
- ▶ $ILP(A,b)$ has a solution x
 \Rightarrow if $x =$ circuit input, then output = 1. $\Rightarrow C$ is satisfiable
- ▶ C is satisfiable for inputs z
 $\Rightarrow Az \leq b$

$ILP \leq_K CSAT$

$ILP(A,b)$: Does there exist 0-1 vector x s.t. $Ax \leq b$.

$CSAT(C)$: Does there exist 0-1 vector z which if given as input to C produces output 1?

Reduction idea: (1) $z \equiv x$. (2) Make the circuit check $Az \leq b$.

Instance map: $IM(A,b)\{$

Construct a circuit with n inputs. $z_1, \dots, z_n =$ values on inputs.

Subcircuit C_1 for checking condition $a_{11}z_1 + a_{12}z_2 + \dots + a_{1n} \leq b_1$

"AND bits of a_{1j} with z_j , add the results and feed to comparator having other input b_1 "

Overall circuit : AND together outputs of all C_i .

}

- ▶ Construction happens in polytime in n
- ▶ $ILP(A,b)$ has a solution x
 \Rightarrow if $x =$ circuit input, then output = 1. $\Rightarrow C$ is satisfiable
- ▶ C is satisfiable for inputs z
 $\Rightarrow Az \leq b \Rightarrow ILP$ instance has a solution.

CNFSAT

CNFSAT

Input: Circuit in conjunctive normal form:

CNFSAT

Input: Circuit in conjunctive normal form:

- ▶ z_1, \dots, z_n : Circuit inputs.

CNFSAT

Input: Circuit in conjunctive normal form:

- ▶ z_1, \dots, z_n : Circuit inputs.
- ▶ There are m OR gates, each with k inputs. Circuit inputs or their complements are connected to inputs of OR gates.

CNFSAT

Input: Circuit in conjunctive normal form:

- ▶ z_1, \dots, z_n : Circuit inputs.
- ▶ There are m OR gates, each with k inputs. Circuit inputs or their complements are connected to inputs of OR gates.
- ▶ Outputs of OR gates are connected to an AND gate.

CNFSAT

Input: Circuit in conjunctive normal form:

- ▶ z_1, \dots, z_n : Circuit inputs.
- ▶ There are m OR gates, each with k inputs. Circuit inputs or their complements are connected to inputs of OR gates.
- ▶ Outputs of OR gates are connected to an AND gate.
- ▶ z : Output of AND gate, also the output of overall circuit.

CNFSAT

Input: Circuit in conjunctive normal form:

- ▶ z_1, \dots, z_n : Circuit inputs.
- ▶ There are m OR gates, each with k inputs. Circuit inputs or their complements are connected to inputs of OR gates.
- ▶ Outputs of OR gates are connected to an AND gate.
- ▶ z : Output of AND gate, also the output of overall circuit.

Output: Is it possible to assign values to inputs s.t. circuit output is 1?

CNFSAT

Input: Circuit in conjunctive normal form:

- ▶ z_1, \dots, z_n : Circuit inputs.
- ▶ There are m OR gates, each with k inputs. Circuit inputs or their complements are connected to inputs of OR gates.
- ▶ Outputs of OR gates are connected to an AND gate.
- ▶ z : Output of AND gate, also the output of overall circuit.

Output: Is it possible to assign values to inputs s.t. circuit output is 1?

Obvious result: $\text{CNFSAT} \leq_K \text{CSAT}$

CNFSAT

Input: Circuit in conjunctive normal form:

- ▶ z_1, \dots, z_n : Circuit inputs.
- ▶ There are m OR gates, each with k inputs. Circuit inputs or their complements are connected to inputs of OR gates.
- ▶ Outputs of OR gates are connected to an AND gate.
- ▶ z : Output of AND gate, also the output of overall circuit.

Output: Is it possible to assign values to inputs s.t. circuit output is 1?

Obvious result: $\text{CNFSAT} \leq_K \text{CSAT}$

Instance map: Identity.

CNFSAT

Input: Circuit in conjunctive normal form:

- ▶ z_1, \dots, z_n : Circuit inputs.
- ▶ There are m OR gates, each with k inputs. Circuit inputs or their complements are connected to inputs of OR gates.
- ▶ Outputs of OR gates are connected to an AND gate.
- ▶ z : Output of AND gate, also the output of overall circuit.

Output: Is it possible to assign values to inputs s.t. circuit output is 1?

Obvious result: $\text{CNFSAT} \leq_K \text{CSAT}$

Instance map: Identity.

If R is a special case of Q , then $R \leq_K Q$ with instance map = identity.

CNFSAT

Input: Circuit in conjunctive normal form:

- ▶ z_1, \dots, z_n : Circuit inputs.
- ▶ There are m OR gates, each with k inputs. Circuit inputs or their complements are connected to inputs of OR gates.
- ▶ Outputs of OR gates are connected to an AND gate.
- ▶ z : Output of AND gate, also the output of overall circuit.

Output: Is it possible to assign values to inputs s.t. circuit output is 1?

Obvious result: $\text{CNFSAT} \leq_K \text{CSAT}$

Instance map: Identity.

If R is a special case of Q , then $R \leq_K Q$ with instance map = identity.

Note: CNFSAT input can also be given as a formula in propositional logic: conjunction of "clauses", where clause = disjunctions of variables or their negations.

CSAT \leq_K CNFSAT

CSAT \leq_K CNFSAT

Theorem: Every combinational circuit can be expressed as a CNF circuit.

CSAT \leq_K CNFSAT

Theorem: Every combinational circuit can be expressed as a CNF circuit.

False start for reduction:

IM(C){ Return CNF circuit C' equivalent to C .}

C' can be exponentially large!

Instance map may not run in polytime.

CSAT \leq_K CNFSAT

Theorem: Every combinational circuit can be expressed as a CNF circuit.

False start for reduction:

IM(C) { Return CNF circuit C' equivalent to C . }

C' can be exponentially large!

Instance map may not run in polytime.

Observation: C is satisfiable if there exist values for the inputs z_1, \dots, z_n , internal wires y_1, \dots, y_m , and output z of C s.t.

CSAT \leq_K CNFSAT

Theorem: Every combinational circuit can be expressed as a CNF circuit.

False start for reduction:

IM(C){ Return CNF circuit C' equivalent to C .}

C' can be exponentially large!

Instance map may not run in polytime.

Observation: C is satisfiable if there exist values for the inputs z_1, \dots, z_n , internal wires y_1, \dots, y_m , and output z of C s.t.

1. Output takes value 1.

CSAT \leq_K CNFSAT

Theorem: Every combinational circuit can be expressed as a CNF circuit.

False start for reduction:

IM(C) { Return CNF circuit C' equivalent to C . }

C' can be exponentially large!

Instance map may not run in polytime.

Observation: C is satisfiable if there exist values for the inputs z_1, \dots, z_n , internal wires y_1, \dots, y_m , and output z of C s.t.

1. Output takes value 1.
2. The values at the inputs and output of each gate in C are consistent with the function of the gate.

CSAT \leq_K CNFSAT

Theorem: Every combinational circuit can be expressed as a CNF circuit.

False start for reduction:

IM(C){ Return CNF circuit C' equivalent to C .}

C' can be exponentially large!

Instance map may not run in polytime.

Observation: C is satisfiable if there exist values for the inputs z_1, \dots, z_n , internal wires y_1, \dots, y_m , and output z of C s.t.

1. Output takes value 1.
2. The values at the inputs and output of each gate in C are consistent with the function of the gate.

Reduction idea: C' will take as input the values of $z_1, \dots, z_n, y_1, \dots, y_m, z$ and *check* if these are consistent with 1-2.

CSAT \leq_K CNFSAT

Theorem: Every combinational circuit can be expressed as a CNF circuit.

False start for reduction:

IM(C){ Return CNF circuit C' equivalent to C .}

C' can be exponentially large!

Instance map may not run in polytime.

Observation: C is satisfiable if there exist values for the inputs z_1, \dots, z_n , internal wires y_1, \dots, y_m , and output z of C s.t.

1. Output takes value 1.
2. The values at the inputs and output of each gate in C are consistent with the function of the gate.

Reduction idea: C' will take as input the values of $z_1, \dots, z_n, y_1, \dots, y_m, z$ and *check* if these are consistent with 1-2.

C is satisfiable

CSAT \leq_K CNFSAT

Theorem: Every combinational circuit can be expressed as a CNF circuit.

False start for reduction:

IM(C){ Return CNF circuit C' equivalent to C .}

C' can be exponentially large!

Instance map may not run in polytime.

Observation: C is satisfiable if there exist values for the inputs z_1, \dots, z_n , internal wires y_1, \dots, y_m , and output z of C s.t.

1. Output takes value 1.
2. The values at the inputs and output of each gate in C are consistent with the function of the gate.

Reduction idea: C' will take as input the values of $z_1, \dots, z_n, y_1, \dots, y_m, z$ and *check* if these are consistent with 1-2.

C is satisfiable

\Leftrightarrow Values exist for $z_1, \dots, z_n, y_1, \dots, y_m, z$ satisfying 1-2.

CSAT \leq_K CNFSAT

Theorem: Every combinational circuit can be expressed as a CNF circuit.

False start for reduction:

IM(C){ Return CNF circuit C' equivalent to C .}

C' can be exponentially large!

Instance map may not run in polytime.

Observation: C is satisfiable if there exist values for the inputs z_1, \dots, z_n , internal wires y_1, \dots, y_m , and output z of C s.t.

1. Output takes value 1.
2. The values at the inputs and output of each gate in C are consistent with the function of the gate.

Reduction idea: C' will take as input the values of $z_1, \dots, z_n, y_1, \dots, y_m, z$ and *check* if these are consistent with 1-2.

C is satisfiable

\Leftrightarrow Values exist for $z_1, \dots, z_n, y_1, \dots, y_m, z$ satisfying 1-2.

$\Leftrightarrow C'$ is satisfiable

The reduction

The reduction

IM(General combinational circuit C){

The reduction

IM(General combinational circuit C) {
 $C^* =$ Circuit equivalent to C , having only 2 input gates.

The reduction

IM(General combinational circuit C) {

C^* = Circuit equivalent to C , having only 2 input gates.

Can be generated in polytime.

The reduction

IM(General combinational circuit C) {

C^* = Circuit equivalent to C , having only 2 input gates.

Can be generated in polytime.

Inputs to C' : Inputs, wires and output of C^* .

The reduction

IM(General combinational circuit C) {

C^* = Circuit equivalent to C , having only 2 input gates.

Can be generated in polytime.

Inputs to C' : Inputs, wires and output of C^* .

Clauses in C' : $\{z\} \cup L_1 \cup L_2 \cup \dots \cup L_k$ where

z = output of C^*

L_i asserts that Gate i in C^* "works correctly" $\cup \{z\}$

The reduction

IM(General combinational circuit C) {

C^* = Circuit equivalent to C , having only 2 input gates.

Can be generated in polytime.

Inputs to C' : Inputs, wires and output of C^* .

Clauses in C' : $\{z\} \cup L_1 \cup L_2 \cup \dots \cup L_k$ where

z = output of C^*

L_i asserts that Gate i in C^* "works correctly" $\cup \{z\}$

L_i for AND gate with inputs u, v output w :

$w = uv$

The reduction

IM(General combinational circuit C)

C^* = Circuit equivalent to C , having only 2 input gates.

Can be generated in polytime.

Inputs to C' : Inputs, wires and output of C^* .

Clauses in C' : $\{z\} \cup L_1 \cup L_2 \cup \dots \cup L_k$ where

z = output of C^*

L_i asserts that Gate i in C^* "works correctly" $\cup \{z\}$

L_i for AND gate with inputs u, v output w :

$$w = uv \equiv (w \rightarrow uv)(uv \rightarrow w)$$

The reduction

IM(General combinational circuit C)

C^* = Circuit equivalent to C , having only 2 input gates.

Can be generated in polytime.

Inputs to C' : Inputs, wires and output of C^* .

Clauses in C' : $\{z\} \cup L_1 \cup L_2 \cup \dots \cup L_k$ where

z = output of C^*

L_i asserts that Gate i in C^* "works correctly" $\cup \{z\}$

L_i for AND gate with inputs u, v output w :

$$w = uv \equiv (w \rightarrow uv)(uv \rightarrow w) \equiv (uv + w')((uv)' + w)$$

The reduction

IM(General combinational circuit C)

C^* = Circuit equivalent to C , having only 2 input gates.

Can be generated in polytime.

Inputs to C' : Inputs, wires and output of C^* .

Clauses in C' : $\{z\} \cup L_1 \cup L_2 \cup \dots \cup L_k$ where

z = output of C^*

L_i asserts that Gate i in C^* "works correctly" $\cup \{z\}$

L_i for AND gate with inputs u, v output w :

$$w = uv \equiv (w \rightarrow uv)(uv \rightarrow w) \equiv (uv + w')((uv)' + w)$$

$$\equiv (u + w')(v + w')(u' + v' + w)$$

Clause set L_i

The reduction

IM(General combinational circuit C) {

C^* = Circuit equivalent to C , having only 2 input gates.

Can be generated in polytime.

Inputs to C' : Inputs, wires and output of C^* .

Clauses in C' : $\{z\} \cup L_1 \cup L_2 \cup \dots \cup L_k$ where

z = output of C^*

L_i asserts that Gate i in C^* "works correctly" $\cup \{z\}$

L_i for AND gate with inputs u, v output w :

$$w = uv \equiv (w \rightarrow uv)(uv \rightarrow w) \equiv (uv + w')((uv)' + w)$$

$$\equiv (u + w')(v + w')(u' + v' + w)$$

Clause set L_i

L_i for OR, NOT gates : similar.

}

The reduction continued

The reduction continued

- ▶ IM runs in time polynomial in size of C .

The reduction continued

- ▶ IM runs in time polynomial in size of C .
- ▶ C is satisfiable:
 $\Rightarrow \exists$ input values z_1, \dots, z_n for C that make its output $z = 1$.

The reduction continued

- ▶ IM runs in time polynomial in size of C .
- ▶ C is satisfiable:
 $\Rightarrow \exists$ input values z_1, \dots, z_n for C that make its output $z = 1$.
 $y_1, \dots, y_k =$ values in internal wires of C^* for input z_1, \dots, z_n

The reduction continued

- ▶ M runs in time polynomial in size of C .
- ▶ C is satisfiable:
 $\Rightarrow \exists$ input values z_1, \dots, z_n for C that make its output $z = 1$.
 $y_1, \dots, y_k =$ values in internal wires of C^* for input z_1, \dots, z_n
 C' will produce 1, when fed $z_1, \dots, z_n, y_1, \dots, y_k, z$.

The reduction continued

- ▶ IM runs in time polynomial in size of C .
- ▶ C is satisfiable:
 - $\Rightarrow \exists$ input values z_1, \dots, z_n for C that make its output $z = 1$.
 - $y_1, \dots, y_k =$ values in internal wires of C^* for input z_1, \dots, z_n
 - C' will produce 1, when fed $z_1, \dots, z_n, y_1, \dots, y_k, z$.
 - $\Rightarrow C'$ is satisfiable.

The reduction continued

- ▶ IM runs in time polynomial in size of C .
- ▶ C is satisfiable:
 - $\Rightarrow \exists$ input values z_1, \dots, z_n for C that make its output $z = 1$.
 - $y_1, \dots, y_k =$ values in internal wires of C^* for input z_1, \dots, z_n
 - C' will produce 1, when fed $z_1, \dots, z_n, y_1, \dots, y_k, z$.
 - $\Rightarrow C'$ is satisfiable.
- ▶ C' is satisfiable:
 - $\Rightarrow \exists z_1, \dots, z_n, y_1, \dots, y_k, z$ input values that produce 1 at output.

The reduction continued

- ▶ IM runs in time polynomial in size of C .
- ▶ C is satisfiable:
 - $\Rightarrow \exists$ input values z_1, \dots, z_n for C that make its output $z = 1$.
 - $y_1, \dots, y_k =$ values in internal wires of C^* for input z_1, \dots, z_n
 - C' will produce 1, when fed $z_1, \dots, z_n, y_1, \dots, y_k, z$.
 - $\Rightarrow C'$ is satisfiable.
- ▶ C' is satisfiable:
 - $\Rightarrow \exists z_1, \dots, z_n, y_1, \dots, y_k, z$ input values that produce 1 at output.
 - Feeding z_1, \dots, z_n to C^* will produce 1. Also to C .

The reduction continued

- ▶ IM runs in time polynomial in size of C .
- ▶ C is satisfiable:
 - $\Rightarrow \exists$ input values z_1, \dots, z_n for C that make its output $z = 1$.
 - $y_1, \dots, y_k =$ values in internal wires of C^* for input z_1, \dots, z_n
 - C' will produce 1, when fed $z_1, \dots, z_n, y_1, \dots, y_k, z$.
 - $\Rightarrow C'$ is satisfiable.
- ▶ C' is satisfiable:
 - $\Rightarrow \exists z_1, \dots, z_n, y_1, \dots, y_k, z$ input values that produce 1 at output.
 - Feeding z_1, \dots, z_n to C^* will produce 1. Also to C .
 - $\Rightarrow C$ is satisfiable.

The reduction continued

- ▶ IM runs in time polynomial in size of C .
- ▶ C is satisfiable:
 - $\Rightarrow \exists$ input values z_1, \dots, z_n for C that make its output $z = 1$.
 - $y_1, \dots, y_k =$ values in internal wires of C^* for input z_1, \dots, z_n
 - C' will produce 1, when fed $z_1, \dots, z_n, y_1, \dots, y_k, z$.
 - $\Rightarrow C'$ is satisfiable.
- ▶ C' is satisfiable:
 - $\Rightarrow \exists z_1, \dots, z_n, y_1, \dots, y_k, z$ input values that produce 1 at output.
 - Feeding z_1, \dots, z_n to C^* will produce 1. Also to C .
 - $\Rightarrow C$ is satisfiable.

Remark: Each clause in C' in the above reduction has at most 3 variables/negations. Can get exactly 3 with slight modification.

The reduction continued

- ▶ IM runs in time polynomial in size of C .
- ▶ C is satisfiable:
 - $\Rightarrow \exists$ input values z_1, \dots, z_n for C that make its output $z = 1$.
 - $y_1, \dots, y_k =$ values in internal wires of C^* for input z_1, \dots, z_n
 - C' will produce 1, when fed $z_1, \dots, z_n, y_1, \dots, y_k, z$.
 - $\Rightarrow C'$ is satisfiable.
- ▶ C' is satisfiable:
 - $\Rightarrow \exists z_1, \dots, z_n, y_1, \dots, y_k, z$ input values that produce 1 at output.
 - Feeding z_1, \dots, z_n to C^* will produce 1. Also to C .
 - $\Rightarrow C$ is satisfiable.

Remark: Each clause in C' in the above reduction has at most 3 variables/negations. Can get exactly 3 with slight modification.

3CNFSAT or 3SAT: Satisfiability when each clause has exactly 3 variables or their negations.

The reduction continued

- ▶ IM runs in time polynomial in size of C .
- ▶ C is satisfiable:
 - $\Rightarrow \exists$ input values z_1, \dots, z_n for C that make its output $z = 1$.
 - $y_1, \dots, y_k =$ values in internal wires of C^* for input z_1, \dots, z_n
 - C' will produce 1, when fed $z_1, \dots, z_n, y_1, \dots, y_k, z$.
 - $\Rightarrow C'$ is satisfiable.
- ▶ C' is satisfiable:
 - $\Rightarrow \exists z_1, \dots, z_n, y_1, \dots, y_k, z$ input values that produce 1 at output.
 - Feeding z_1, \dots, z_n to C^* will produce 1. Also to C .
 - $\Rightarrow C$ is satisfiable.

Remark: Each clause in C' in the above reduction has at most 3 variables/negations. Can get exactly 3 with slight modification.

3CNFSAT or 3SAT: Satisfiability when each clause has exactly 3 variables or their negations.

CSAT \leq_K 3SAT

Clauses with fewer than 3 literals

Clauses with fewer than 3 literals

Observation: Let z be a single literal that appears in a clause in some formula. Let α be a variable that does not appear in the formula. Then z can be replaced by $(z + \alpha)(z + \alpha')$ in the formula without changing its value.

Clauses with fewer than 3 literals

Observation: Let z be a single literal that appears in a clause in some formula. Let α be a variable that does not appear in the formula. Then z can be replaced by $(z + \alpha)(z + \alpha')$ in the formula without changing its value.

Proof: $(z + \alpha)(z + \alpha')$

Clauses with fewer than 3 literals

Observation: Let z be a single literal that appears in a clause in some formula. Let α be a variable that does not appear in the formula. Then z can be replaced by $(z + \alpha)(z + \alpha')$ in the formula without changing its value.

Proof: $(z + \alpha)(z + \alpha') = z + z(\alpha + \alpha') + \alpha\alpha'$

Clauses with fewer than 3 literals

Observation: Let z be a single literal that appears in a clause in some formula. Let α be a variable that does not appear in the formula. Then z can be replaced by $(z + \alpha)(z + \alpha')$ in the formula without changing its value.

Proof: $(z + \alpha)(z + \alpha') = z + z(\alpha + \alpha') + \alpha\alpha' = z$

Clauses with fewer than 3 literals

Observation: Let z be a single literal that appears in a clause in some formula. Let α be a variable that does not appear in the formula. Then z can be replaced by $(z + \alpha)(z + \alpha')$ in the formula without changing its value.

Proof: $(z + \alpha)(z + \alpha') = z + z(\alpha + \alpha') + \alpha\alpha' = z$

Thus we can convert clauses with fewer than 2 terms to clauses with 3 terms by adding a few new variables which do not affect the value of the CNF formula.

Exercises:

Exercises:

1. Let C denote a circuit consisting of just a single 4 input AND gate. Derive the circuite C' as obtained in the reduction. Add dummy variables as needed to make this a 3CNF formula.

Exercises:

1. Let C denote a circuit consisting of just a single 4 input AND gate. Derive the circuit C' as obtained in the reduction. Add dummy variables as needed to make this a 3CNF formula.
2. Derive a clause set that asserts that the output of a 2 input OR gate is indeed the OR of the inputs.

Exercises:

1. Let C denote a circuit consisting of just a single 4 input AND gate. Derive the circuit C' as obtained in the reduction. Add dummy variables as needed to make this a 3CNF formula.
2. Derive a clause set that asserts that the output of a 2 input OR gate is indeed the OR of the inputs.
3. Show that $3SAT \leq_K CNFSAT$.

Exercises:

1. Let C denote a circuit consisting of just a single 4 input AND gate. Derive the circuite C' as obtained in the reduction. Add dummy variables as needed to make this a 3CNF formula.
2. Derive a clause set that asserts that the output of a 2 input OR gate is indeed the OR of the inputs.
3. Show that $3SAT \leq_K CNFSAT$.

Remark: 3CNFSAT or 3SAT is a special case of CNFSAT or 3CNFSAT.

Exercises:

1. Let C denote a circuit consisting of just a single 4 input AND gate. Derive the circuite C' as obtained in the reduction. Add dummy variables as needed to make this a 3CNF formula.
2. Derive a clause set that asserts that the output of a 2 input OR gate is indeed the OR of the inputs.
3. Show that $3SAT \leq_K CNFSAT$.

Remark: 3CNFSAT or 3SAT is a special case of CNFSAT or 3CNFSAT.

So reducing to 3SAT is harder than reducing to SAT.

Exercises:

1. Let C denote a circuit consisting of just a single 4 input AND gate. Derive the circuite C' as obtained in the reduction. Add dummy variables as needed to make this a 3CNF formula.
2. Derive a clause set that asserts that the output of a 2 input OR gate is indeed the OR of the inputs.
3. Show that $3SAT \leq_K CNFSAT$.

Remark: 3CNFSAT or 3SAT is a special case of CNFSAT or 3CNFSAT.

So reducing to 3SAT is harder than reducing to SAT.

But reducing from 3SAT is easier than reducing from SAT.

Exercises:

1. Let C denote a circuit consisting of just a single 4 input AND gate. Derive the circuite C' as obtained in the reduction. Add dummy variables as needed to make this a 3CNF formula.
2. Derive a clause set that asserts that the output of a 2 input OR gate is indeed the OR of the inputs.
3. Show that $3SAT \leq_K CNFSAT$.

Remark: 3CNFSAT or 3SAT is a special case of CNFSAT or 3CNFSAT.

So reducing to 3SAT is harder than reducing to SAT.

But reducing from 3SAT is easier than reducing from SAT.

Hence we wanted to prove $CSAT \leq_K 3SAT$ rather than $CSAT \leq_K SAT$.

$3SAT \leq_K IS$

$3SAT(3CNF \text{ formula } C)$: Is C satisfiable

$C = \text{conjunction of clauses}$

$IS(G,k)$: Does G have an IS of size k ?

$3SAT \leq_K IS$

$3SAT(3CNF \text{ formula } C)$: Is C satisfiable

$C = \text{conjunction of clauses}$

$IS(G,k)$: Does G have an IS of size k ?

The questions in the two problems:

$3SAT \leq_K IS$

$3SAT(3CNF \text{ formula } C)$: Is C satisfiable

$C = \text{conjunction of clauses}$

$IS(G,k)$: Does G have an IS of size k ?

The questions in the two problems:

$3SAT$: Should a literal be set to true?

$3SAT \leq_K IS$

$3SAT(3CNF \text{ formula } C)$: Is C satisfiable

$C = \text{conjunction of clauses}$

$IS(G,k)$: Does G have an IS of size k ?

The questions in the two problems:

$3SAT$: Should a literal be set to true?

IS : Should a vertex be put in the IS?

$3SAT \leq_K IS$

$3SAT(3CNF \text{ formula } C)$: Is C satisfiable

$C = \text{conjunction of clauses}$

$IS(G,k)$: Does G have an IS of size k ?

The questions in the two problems:

$3SAT$: Should a literal be set to true?

IS : Should a vertex be put in the IS?

Constraints:

$3SAT \leq_K IS$

$3SAT(3CNF \text{ formula } C)$: Is C satisfiable

$C = \text{conjunction of clauses}$

$IS(G,k)$: Does G have an IS of size k ?

The questions in the two problems:

$3SAT$: Should a literal be set to true?

IS : Should a vertex be put in the IS?

Constraints:

$3SAT$: A literal and its complement should both not be true.

$3SAT \leq_K IS$

$3SAT(3CNF \text{ formula } C)$: Is C satisfiable

$C = \text{conjunction of clauses}$

$IS(G,k)$: Does G have an IS of size k ?

The questions in the two problems:

$3SAT$: Should a literal be set to true?

IS : Should a vertex be put in the IS?

Constraints:

$3SAT$: A literal and its complement should both not be true.

$3SAT$: At least one literal in a clause should be set true.

$3SAT \leq_K IS$

3SAT(3CNF formula C) : Is C satisfiable

C = conjunction of clauses

IS(G, k) : Does G have an IS of size k ?

The questions in the two problems:

3SAT: Should a literal be set to true?

IS: Should a vertex be put in the IS?

Constraints:

3SAT: A literal and its complement should both not be true.

3SAT: At least one literal in a clause should be set true.

IS: Vertices connected by an edge should both not be selected.

$3SAT \leq_K IS$

$3SAT(3CNF \text{ formula } C)$: Is C satisfiable

$C = \text{conjunction of clauses}$

$IS(G,k)$: Does G have an IS of size k ?

The questions in the two problems:

$3SAT$: Should a literal be set to true?

IS : Should a vertex be put in the IS?

Constraints:

$3SAT$: A literal and its complement should both not be true.

$3SAT$: At least one literal in a clause should be set true.

IS : Vertices connected by an edge should both not be selected.

At least k vertices must be selected.

$3SAT \leq_K IS$

$3SAT(3CNF \text{ formula } C)$: Is C satisfiable

$C = \text{conjunction of clauses}$

$IS(G,k)$: Does G have an IS of size k ?

The questions in the two problems:

$3SAT$: Should a literal be set to true?

IS : Should a vertex be put in the IS?

Constraints:

$3SAT$: A literal and its complement should both not be true.

$3SAT$: At least one literal in a clause should be set true.

IS : Vertices connected by an edge should both not be selected.

At least k vertices must be selected.

Ideas for reduction:

$3SAT \leq_K IS$

$3SAT(3CNF \text{ formula } C)$: Is C satisfiable

$C = \text{conjunction of clauses}$

$IS(G,k)$: Does G have an IS of size k ?

The questions in the two problems:

$3SAT$: Should a literal be set to true?

IS : Should a vertex be put in the IS?

Constraints:

$3SAT$: A literal and its complement should both not be true.

$3SAT$: At least one literal in a clause should be set true.

IS : Vertices connected by an edge should both not be selected.

At least k vertices must be selected.

Ideas for reduction:

Each literal should be represented by a vertex?

$3SAT \leq_K IS$

3SAT(3CNF formula C) : Is C satisfiable

C = conjunction of clauses

IS(G, k) : Does G have an IS of size k ?

The questions in the two problems:

3SAT: Should a literal be set to true?

IS: Should a vertex be put in the IS?

Constraints:

3SAT: A literal and its complement should both not be true.

3SAT: At least one literal in a clause should be set true.

IS: Vertices connected by an edge should both not be selected.

At least k vertices must be selected.

Ideas for reduction:

Each literal should be represented by a vertex?

The vertices corresponding to a literal and its complement should be connected by an edge?

The reduction

IM(CNF formula C){

The reduction

IM(CNF formula C) {

Let L_i be the clauses.

The reduction

IM(CNF formula C) {

Let L_i be the clauses.

Create vertex for each literal in the formula.

The reduction

IM(CNF formula C) {

Let L_i be the clauses.

Create vertex for each literal in the formula.

Connect all vertices corresponding to a clause by edges.

The reduction

IM(CNF formula C) {

Let L_i be the clauses.

Create vertex for each literal in the formula.

Connect all vertices corresponding to a clause by edges.

If u appears in one clause, and u' in another, connect corresponding vertices by a edge.

The reduction

IM(CNF formula C) {

Let L_i be the clauses.

Create vertex for each literal in the formula.

Connect all vertices corresponding to a clause by edges.

If u appears in one clause, and u' in another, connect corresponding vertices by a edge.

k = number of clauses.

Return Graph constructed, k }

The reduction

IM(CNF formula C) {

Let L_i be the clauses.

Create vertex for each literal in the formula.

Connect all vertices corresponding to a clause by edges.

If u appears in one clause, and u' in another, connect corresponding vertices by a edge.

k = number of clauses.

Return Graph constructed, k }

- ▶ IM runs in time polynomial in formula size.

The reduction

IM(CNF formula C) {

Let L_i be the clauses.

Create vertex for each literal in the formula.

Connect all vertices corresponding to a clause by edges.

If u appears in one clause, and u' in another, connect corresponding vertices by a edge.

k = number of clauses.

Return Graph constructed, k }

- ▶ IM runs in time polynomial in formula size.
- ▶ Formula C is satisfiable \Rightarrow every clause contains a true literal

The reduction

IM(CNF formula C) {

Let L_i be the clauses.

Create vertex for each literal in the formula.

Connect all vertices corresponding to a clause by edges.

If u appears in one clause, and u' in another, connect corresponding vertices by a edge.

k = number of clauses.

Return Graph constructed, k }

- ▶ IM runs in time polynomial in formula size.
- ▶ Formula C is satisfiable \Rightarrow every clause contains a true literal
 \Rightarrow Corresponding vertices form an IS of size k

The reduction

IM(CNF formula C) {

Let L_i be the clauses.

Create vertex for each literal in the formula.

Connect all vertices corresponding to a clause by edges.

If u appears in one clause, and u' in another, connect corresponding vertices by a edge.

k = number of clauses.

Return Graph constructed, k }

- ▶ IM runs in time polynomial in formula size.
- ▶ Formula C is satisfiable \Rightarrow every clause contains a true literal
 \Rightarrow Corresponding vertices form an IS of size k
- ▶ $IS(G,k)=\text{true} \Rightarrow$ IS of k vertices present.

The reduction

IM(CNF formula C) {

Let L_i be the clauses.

Create vertex for each literal in the formula.

Connect all vertices corresponding to a clause by edges.

If u appears in one clause, and u' in another, connect corresponding vertices by a edge.

k = number of clauses.

Return Graph constructed, k }

- ▶ IM runs in time polynomial in formula size.
- ▶ Formula C is satisfiable \Rightarrow every clause contains a true literal
 \Rightarrow Corresponding vertices form an IS of size k
- ▶ $IS(G,k)=\text{true} \Rightarrow$ IS of k vertices present.
Each vertex must come from different clause.

The reduction

IM(CNF formula C) {

Let L_i be the clauses.

Create vertex for each literal in the formula.

Connect all vertices corresponding to a clause by edges.

If u appears in one clause, and u' in another, connect corresponding vertices by a edge.

k = number of clauses.

Return Graph constructed, k }

- ▶ IM runs in time polynomial in formula size.
- ▶ Formula C is satisfiable \Rightarrow every clause contains a true literal
 \Rightarrow Corresponding vertices form an IS of size k
- ▶ $IS(G,k)=\text{true} \Rightarrow$ IS of k vertices present.
Each vertex must come from different clause.
Vertex for $u \in IS \Rightarrow$ Vertex for $u' \notin IS$

The reduction

IM(CNF formula C) {

Let L_i be the clauses.

Create vertex for each literal in the formula.

Connect all vertices corresponding to a clause by edges.

If u appears in one clause, and u' in another, connect corresponding vertices by a edge.

k = number of clauses.

Return Graph constructed, k }

- ▶ IM runs in time polynomial in formula size.
- ▶ Formula C is satisfiable \Rightarrow every clause contains a true literal
 \Rightarrow Corresponding vertices form an IS of size k
- ▶ $IS(G,k)=\text{true} \Rightarrow$ IS of k vertices present.
Each vertex must come from different clause.
Vertex for $u \in IS \Rightarrow$ Vertex for $u' \notin IS$
Set all literals associated with IS vertices true.

The reduction

IM(CNF formula C) {

Let L_i be the clauses.

Create vertex for each literal in the formula.

Connect all vertices corresponding to a clause by edges.

If u appears in one clause, and u' in another, connect corresponding vertices by a edge.

k = number of clauses.

Return Graph constructed, k }

- ▶ IM runs in time polynomial in formula size.
- ▶ Formula C is satisfiable \Rightarrow every clause contains a true literal
 \Rightarrow Corresponding vertices form an IS of size k
- ▶ $IS(G,k)=\text{true} \Rightarrow$ IS of k vertices present.
Each vertex must come from different clause.
Vertex for $u \in IS \Rightarrow$ Vertex for $u' \notin IS$
Set all literals associated with IS vertices true.
If this does not set truth of both u, u' for some u , set $u=\text{true}$.

The reduction

IM(CNF formula C) {

Let L_i be the clauses.

Create vertex for each literal in the formula.

Connect all vertices corresponding to a clause by edges.

If u appears in one clause, and u' in another, connect corresponding vertices by a edge.

k = number of clauses.

Return Graph constructed, k }

- ▶ IM runs in time polynomial in formula size.
- ▶ Formula C is satisfiable \Rightarrow every clause contains a true literal
 \Rightarrow Corresponding vertices form an IS of size k
- ▶ $IS(G,k)=\text{true} \Rightarrow$ IS of k vertices present.

Each vertex must come from different clause.

Vertex for $u \in IS \Rightarrow$ Vertex for $u' \notin IS$

Set all literals associated with IS vertices true.

If this does not set truth of both u, u' for some u , set $u=\text{true}$.

$\Rightarrow C$ is true.