



BITS Pilani
Pilani Campus

Computer Networks (CS F303)

Virendra Singh Shekhawat Department of Computer Science and Information Systems







Second Semester 2020-2021 Module-4 < Network Layer>

Agenda

- Datagram Forwarding
- Longest Prefix Matching
- IP Addressing
 - Hierarchical Addressing
 - Subnetting

- An IPv4 address is a 32-bit address
- Uniquely and universally defines the connection of a device (for example, a computer or a router) to the Internet.
- The address space of IPv4 is 2³² or 4,294,967,296





Forwarding Table

Destination Address Range	Link Interface
11001000 00010111 00010000 00000000 through 11001000 00010111 00010111 11111111	0
11001000 00010111 00011000 00000000 through 11001000 00010111 00011000 11111111	1
11001000 00010111 00011001 00000000 through 11001000 00010111 00011111 11111111	2
otherwise	3

Longest prefix matching




Prefix Match	Link Interface
11001000 00010111 00010	0
11001000 00010111 00011000	1
11001000 00010111 00011	2
otherwise	3

Examples

DA: 11001000 00010111 00010110 10100001 Which interface?


DA: 11001000 00010111 00011000 10101010 Which interface?



IP Addressing [..2]

Q: How are interfaces actually connected?


by Ethernet switches




wireless WiFi interfaces connected by WiFi base station

• IP address:


- -Subnet part high order bits
- –Host part low order bits
- What 's a subnet?
 - Device interfaces with same subnet part of IP address
 - –Can physically reach each other without intervening router



Subnets: Subnet Mask



lead






Example: Subnetting


ISP's block	11001000 00010111	<u>0001</u> 0000 00000000	200.23.16.0/20
Organization 0	11001000 00010111	00010000 000000000	200.23.16.0/23
Organization 1	11001000 00010111	00010010 00000000	200.23.18.0/23
Organization 2	11001000 00010111	00010100 00000000	200.23.20.0/23
•••	••••	••••	••••
Organization 7	11001000 00010111	00011110 00000000	200.23.30.0/23

Hierarchical Addressing: Route Aggregation

Hierarchical addressing allows efficient advertisement of routing information



ISPs-R-Us has a more specific route to Organization I



	First byte	Second byte	Third byte	Fourth byte
Class A	0			
Class B	10			
Class C	110			
Class D	1110			
Class E	1111			

	First byte	Second byte	Third byte	Fourth byte
Class A	0–127			
Class B	128–191			
Class C	192–223			
Class D	224–239			
Class E	240–255			

a. Binary notation

b. Dotted-decimal notation

Find the class of each address:


- *a.* <u>0</u>0000001 00001011 00001011 11101111
- **b.** <u>110</u>00001 10000011 00011011 11111111
- *c.* **14**.23.120.8
- *d.* **252**.5.15.111

Exercise

- An organization is given a block 17.12.14.0/26
 - How many total addresses in the block???
 - Range of addresses???
 - Organization has Four departments. Wants to divide the addresses into four sub-blocks of equal size.
 - Address of each subnet????

Example: Different Size Subnets


- Organization has three departments. Wants to divide the addresses into three subblocks of 32, 16, 16.
- Subnet mask for each subnet???
- Range of addresses in each subnet????






What is Inside a Router?

- Forwarding/Switching a datagram
 - The actual transfer of datagram from a router's incoming links to the appropriate outgoing links at the router





Two key router functions:

- Run routing algorithms/protocol (RIP, OSPF, BGP)
- Forwarding datagrams from incoming to outgoing link



achieve










innovate achieve lead

- **Switching rate**: rate at which packets can be transferred from inputs to outputs
 - N inputs: switching rate N times line rate is desirable








innovate


lead

Input Ports

Queuing: Fabric slower than input ports combined




Head Of Line (HOL) Blocking: queued datagram at front of queue prevents others in queue from moving forward



- Buffering required when datagrams arrive from fabric faster than the transmission rate
- Scheduling discipline chooses among queued datagrams for transmission (FIFO, FQ, WFQ, RED)
- Queuing (delay) and loss due to output port buffer overflow!

Output Port Queuing

Suppose R_{switch} is N times faster than R_{line}



Thank You!