


Datapath with Control III



MIPS datapath extended to jumps: control unit generates new Jump control bit


Multicycle Approach

- Break up the instructions into *steps*
 - each step takes one clock cycle
 - balance the amount of work to be done in each step/cycle so that they are about equal
 - restrict each cycle to use at most once each major functional unit so that such units do not have to be replicated
 - functional units can be shared between different cycles within one instruction
- Between steps/cycles
 - At the end of one cycle store data to be used in *later cycles of the same* instruction
 - need to introduce additional **internal (programmer-invisible)** registers for this purpose
 - Data to be used in *later instructions* are stored in programmer-visible state elements: the register file, PC, memory


Multicycle Approach

Note particularities of multicyle vs. single-diagrams

- single memory for data and instructions
- single ALU, no extra adders
- extra registers to hold data between clock cycles




Single-cycle datapath



Multicycle datapath (high-level view)

Multicycle Datapath



Basic multicycle MIPS datapath handles R-type instructions and load/stores:
new internal register in **red ovals**, new multiplexors in **blue ovals**

Breaking instructions into steps

- Our goal is to break up the instructions into *steps* so that
 - each step takes one clock cycle
 - the amount of work to be done in each step/cycle is about equal
 - each cycle uses at most once each major functional unit so that such units do not have to be replicated
 - functional units can be shared between different cycles within one instruction
- Data at end of one cycle to be used in next *must be stored* !!

Breaking instructions into steps

- We break instructions into the following *potential* execution steps – not all instructions require all the steps – each step takes one clock cycle
 1. Instruction fetch and PC increment (**IF**)
 2. Instruction decode and register fetch (**ID**)
 3. Execution, memory address computation, or branch completion (**EX**)
 4. Memory access or R-type instruction completion (**MEM**)
 5. Memory read completion (**WB**)
- Each MIPS instruction takes from 3 – 5 cycles (steps)

Step 1: Instruction Fetch & PC Increment (**IF**)

- Use PC to get instruction and put it in the instruction register. Increment the PC by 4 and put the result back in the PC.
- Can be described succinctly using *RTL (Register-Transfer Language)*:

```
IR = Memory[PC];
```

```
PC = PC + 4;
```

Step 2: Instruction Decode and Register Fetch (**ID**)

- Read registers rs and rt in case we need them.
Compute the branch address in case the instruction is a branch.
- RTL:
 $A = \text{Reg}[\text{IR}[25-21]];$
 $B = \text{Reg}[\text{IR}[20-16]];$
 $\text{ALUOut} = \text{PC} + (\text{sign-extend}(\text{IR}[15-0]) \ll 2);$

Step 3: Execution, Address Computation or Branch Completion (EX)

- ALU performs one of four functions depending on instruction type
 - memory reference:
`ALUOut = A + sign-extend(IR[15-0]);`
 - R-type:
`ALUOut = A op B;`
 - branch (instruction *completes*):
`if (A==B) PC = ALUOut;`
 - jump (instruction *completes*):
`PC = PC[31-28] || (IR(25-0) << 2)`

Step 4: Memory access or R-type Instruction Completion (**MEM**)

- Again *depending* on instruction type:
- Loads and stores access memory
 - load
`MDR = Memory[ALUOut];`
 - store (instruction *completes*)
`Memory[ALUOut] = B;`
- R-type (instructions *completes*)
`Reg[IR[15-11]] = ALUOut;`

Step 5: Memory Read Completion (**WB**)

- Again *depending* on instruction type:
- Load writes back (instruction *completes*)

$\text{Reg}[\text{IR}[20-16]] = \text{MDR};$

Important: There is no reason from a datapath (or control) point of view that Step 5 cannot be eliminated by performing

$\text{Reg}[\text{IR}[20-16]] = \text{Memory}[\text{ALUOut}];$

for loads in Step 4. This would eliminate the MDR as well.


The reason this is not done is that, to keep steps balanced in length, the design restriction is to allow each step to contain *at most one* ALU operation, or *one* register access, or *one* memory access.

Summary of Instruction Execution

Step	Step name	Action for R-type instructions	Action for memory-reference instructions	Action for branches	Action for jumps
1: IF	Instruction fetch	$IR = \text{Memory}[PC]$ $PC = PC + 4$			
2: ID	Instruction decode/register fetch	$A = \text{Reg}[IR[25-21]]$ $B = \text{Reg}[IR[20-16]]$ $ALUOut = PC + (\text{sign-extend}(IR[15-0]) \ll 2)$			
3: EX	Execution, address computation, branch/jump completion	$ALUOut = A \text{ op } B$	$ALUOut = A + \text{sign-extend}(IR[15-0])$	if $(A == B)$ then $PC = ALUOut$	$PC = PC[31-28] \parallel (IR[25-0] \ll 2)$
4: MEM	Memory access or R-type completion	$\text{Reg}[IR[15-11]] = ALUOut$	Load: $MDR = \text{Memory}[ALUOut]$ or Store: $\text{Memory}[ALUOut] = B$		
5: WB	Memory read completion		Load: $\text{Reg}[IR[20-16]] = MDR$		


Multicycle Execution Step (1): Instruction Fetch

```
IR = Memory[PC];  
PC = PC + 4;
```




Multicycle Execution Step (2): Instruction Decode & Register Fetch

```
A = Reg[IR[25-21]];           (A = Reg[rs])  
B = Reg[IR[20-15]];          (B = Reg[rt])  
ALUOut = (PC + sign-extend(IR[15-0]) << 2)
```




Multicycle Execution Step (3): Memory Reference Instructions

`ALUOut = A + sign-extend(IR[15-0]);`




Multicycle Execution Step (3): ALU Instruction (R-Type)

$$\text{ALUOut} = A \text{ op } B$$




Multicycle Execution Step (3): Branch Instructions

```
if (A == B) PC = ALUOut;
```




Multicycle Execution Step (3): Jump Instruction

$PC = PC[31-28] \text{ concat } (IR[25-0] \ll 2)$




Multicycle Execution Step (4): Memory Access - Read (1_w)

`MDR = Memory[ALUOut];`




Multicycle Execution Step (4): Memory Access - Write (S_W)

`Memory[ALUOut] = B;`



Multicycle Execution Step (4): ALU Instruction (R-Type)

$\text{Reg}[\text{IR}[15:11]] = \text{ALUOUT}$



Multicycle Execution Step (5): Memory Read Completion (1_w)

`Reg[IR[20-16]] = MDR;`

