



DDCO

Implementing Full adder using only NAND Gates



Note:-

① A to \bar{A} (using NAND)




$$\text{Carry: } ((\bar{A} \oplus B) \cdot C) \oplus (\bar{A} \cdot B)$$

$$\text{Sum: } A \oplus B \oplus C$$

$$\text{Carry: } ((\bar{A} \oplus B) \cdot C) \cdot (\bar{A} \cdot B)$$

② A, B to $A \oplus B$ (using NAND)





Half Adder:-


$$S = A \oplus B$$

$$C = A \cdot B$$

③ A, B to $A \cdot B$ (using NAND)




④ A, B to $A + B$ (using NAND)



* Multiplexer:-

2:1 MUX:-




$$f = \bar{S}_0 I_0 + S_0 I_1$$


Truth Table:-

S_0	f
0	I_0
1	I_1

circuit



4:1 MUX:-




Truth table:-

S_1	S_0	f
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

$$\text{function: } \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 +$$


$$S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$

ckt:-



Only for 8:1 MUX:-

Implementing 4:1 MUX using 2:1 MUX:-




Truth Table.

S_0	S_1	f_1	f_2	f_3
0	0	I_0	I_2	I_0
0	1	I_0	I_2	I_2
1	0	I_1	I_3	I_1
1	1	I_1	I_3	I_3

* Encoders

$y_0 = 1$ when either w_1 or $w_3 = 1$

→ used to convert large information to small w_2 or $w_3 = 1$ information.



* priority encoder.

→ based on priority, this shows which input with highest priority among the ones set to 1 is 1. (check truth table for clarity)

w_3	w_2	w_1	w_0	y_1	y_0	z	don't care (not meaningful)
0	0	0	0	0	1	0	.
0	0	0	1	0	0	1	.
0	0	1	X	0	1	1	.
0	1	X	X	1	0	1	.
1	X	X	X	1	1	1	.

Note: If $z=0$ then none of the inputs are set. If $z=1$ at least one input line is set.

→ We define a set of intermediate signals, i_0, i_1, i_2, i_3 which are defined as:-

$$i_0 = \overline{w_3} \overline{w_2} \overline{w_1} w_0$$

$$i_1 = \overline{w_3} \overline{w_2} w_1$$

$$i_2 = \overline{w_3} w_2$$

$$i_3 = w_3$$

→ Using the intermediate signals, the rest of the circuit of the priority encoder has the same structure as the binary encoder in Fig. 6.23, namely


$$y_0 = i_1 + i_3$$

And output z is given by

$$y_1 = i_2 + i_3$$

$$z = i_0 + i_1 + i_2 + i_3$$


* Decoders.



→ The output (2^n outputs) are "one-hot encoded" which means at any given time only 1 among 2^n Ps set to 1.

CKT (for 2-4 decoder)

Output expressions:-



Truth Table for (2-bit adder)

E_n	k_1	w_0	y_0	y_1	y_2	y_3
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1
0	x	x	0	0	0	0

* 3-8 decoder:-

Truth Table

Expressions:-

$$y_0 = \overline{w_2} \overline{w_1} \overline{w_0}$$

$$y_1 = \overline{w_2} \overline{w_1} w_0$$

$$y_2 = \overline{w_2} w_1 \overline{w_0}$$

$$y_3 = \overline{w_2} w_1 w_0$$

$$y_4 = w_2 \overline{w_1} \overline{w_0}$$


$$y_5 = w_2 \overline{w_1} w_0$$

$$y_6 = w_2 w_1 \overline{w_0}$$

$$y_7 = w_2 w_1 w_0$$

CKT:- Note :- can derive 9s using basic gates just like 2-4 decoder previous by.

Now, using 2-4 decoder?




For constructing 3-8 decoder from
two 2-4 decoders.


Observations from truth table:-

- 1) if $w_2 = 0$; " y_4, y_5, y_6, y_7 are always 0" and y_0, y_1, y_2, y_3 behave as 2-4 decoder with w_0, w_1 playing as inputs.
- 2) if $w_2 = 1$; " y_0, y_1, y_2, y_3 are always 0" and y_4, y_5, y_6, y_7 constitute a 2-4 decoder with w_0, w_1 as inputs.

* Similarly by observing truth table of 4-16 decoder:-



* designing 4to1 MUX using 2-4 decoder



@ Pg. 18 diagram (txt book)

@ Pg. 34 (notes)

Latches:-


Doubt: When using NOR gate SR

latch when $S=1, R=1$, both $Q_a=0$

$Q_b=0$. How is this valid? Why the fluctuation in the timing diagram in the

SR latch:-

CKT (using NOR Gate) textbook (chapter 7 DD - pg No 384)



T-T for NOR gate -

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

Case 1:- $S=0, R=1$;

$$Q=0 \quad (\because T-T)$$

$$\bar{Q}=Q \text{ NOR } S = 0 \text{ NOR } 0 = 1$$

$$\bar{Q}=1$$

Case 2:- $S=0, R=0$; (WKT $Q \text{ NOR } 0 = \bar{Q}$) from TT

$$\bar{Q}=Q \text{ NOR } 0 = \bar{Q} \text{ (memory)}$$

$$Q=\bar{Q} \text{ NOR } 0 \equiv Q \text{ (memory)}$$

Case 3:- ~~$S=1, R=0$~~

$$\bar{Q}=0 \quad (\because T-T)$$

$$Q=\bar{Q} \text{ NOR } R = 0 \text{ NOR } 0 = 1$$

$$Q=1 \quad (\text{Hence set})$$

Case 4:- $S=1, R=1$

$$\{ Q=0 \quad (\because T-T)$$

$$\{ \bar{Q}=0 \quad (\because T-T)$$

(Not allowed !!)


Characteristic Table

S	R	Q	\bar{Q}
0	0	0	1
0	1	0	1
1	0	1	0
1	1	Not allowed	

1 1

For NAND Gate; Similar explanation:-

Ckt:-



Characteristic Table


S	R	Q	\bar{Q}
0	0	Not allowed	
0	1	1	0
1	0	0	1
1	1	Q	\bar{Q}

(Same menu

xy)

* Difference b/w Latch & Flip Flop:-

- Latch is triggered level triggered:-




This is a latch.

Only when

* S-R Flip Flop: Truth Table

CLK	S	R	Q	\bar{Q}
0	X	X		
1	0	0		
1	0	1	0	1
1	1	0	1	0
1	1	1		

Memory
not allowed



Case 1:- CLK=0;


SR-flip flop.

S-R latch.

$$S^* = \overline{S \cdot CLK} = \overline{S} + \overline{CLK}$$

$$= \overline{S} + 1$$

$$\boxed{S^* = 1}$$



$$R^* = \overline{R \cdot CLK} = \overline{R} + \overline{CLK}$$

$$= \overline{R} + 1$$

$$\boxed{R^* = 1}$$

If $S^* = 1, R^* = 1 \Rightarrow$ Memory (!: IT of S-R latch)

case 2:- CLK=1; S=0, R=0

$$S^* = \overline{S} + \overline{CLK} = \overline{S} + 0 = 1 + 0 = 1$$

$$\boxed{S^* = 0}$$

$$R^* = \overline{R} + \overline{CLK} = \overline{R} + 0 = 0 + 0 = 0$$

\Rightarrow Not allowed. Memory

case 3:- CLK=1; S=0; R=1

$$S^* = \overline{S} + \overline{CLK} = \overline{S} + 0 = 1 + 0 = 1$$

$$R^* = \overline{R} + \overline{CLK} = \overline{R} + 0 = 0 + 0 = 0$$

$$\Rightarrow \boxed{Q=0} \text{ and } \boxed{\bar{Q}=1}$$

case 4:- CLK=1; S=1, R=0

$$S^* = \overline{S} + \overline{CLK} = 0 + 0 = 0$$

$$R^* = \overline{R} + \overline{CLK} = 1 + 0 = 1$$

$$\Rightarrow \boxed{Q=1} \text{ and } \boxed{\bar{Q}=0}$$

case 5:- CLK=1; S=1; R=1

$$S^* = \overline{S} + \overline{CLK} + 0 + 0 = 0 + 0 = 0$$

$$R^* = \overline{R} + \overline{CLK} = 0 + 0 = 0 \Rightarrow \text{Not Allowed}$$

* Truth Table of S-R flip flop *



CLK	S*	R	Q _{n+1}
0	X	X	Q _n
1	0	0	Q _n
1	0	1	0
1	1	0	1
1	1	1	Invalid

Characteristic Table:- (SR FF)

Q_n	S	R	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	Not Allowed (x)
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	Not Allowed (x)



(SR FF) Excitation Table

Q_n	Q_{n+1}	S	R
0	0	0	x
0	1	1	0
1	0	0	1
1	1	x	0



$$Q_{n+1} = S + Q_n \bar{R}$$

* D - flip flop *



Note:- The reason to convert SR flip flop to D flip flop is to look at TT of SR flip flop, if remove the invalid case and observe. R is always \bar{S} . Therefore we use D and \bar{D} instead of SR.

T.T of D - FF \rightarrow

C1K | D | Q_{n+1}

0 | x | Q_n

1 | 0 | 0 (Reset)

1 | 1 | 1 (Set)

* Characteristic Table for D-flip flop.

Q_n	D	Q_{n+1}
0	0	0
0	1	1
1	0	0
1	1	1


Note :- $D = Q_{n+1}$

* Excitation Table for D-flip flop.

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

Note $\Rightarrow D = Q_{n+1}$

* J-K flip flop *



Analysis:-

Case 1: $CLK = 0 \Rightarrow S^* = 1, R^* = 1 \Rightarrow$ Memory

Case 2: $CLK = 1; J = 1, K = 0,$

Assume Q_n as previous state; $S^* = \overline{Q_n} \cdot 1 \cdot 1 = Q_n$

$R^* = \overline{D} = 1 \rightarrow$ Now, If $Q_n = 0, S^* = 0, R^* = 1 \Rightarrow Q_{n+1} = L$

$\therefore [J=1, K=0, Q_n=1]$

If $Q_n = 1, S^* = 1, R^* = 1 \Rightarrow Q_{n+1} = Q_n = 1$

Case 3: $CIK=1; J=0, K=1$

Similar Analysis $\Rightarrow Q_{n+1} = 0$

Case 4: $CIK=1; J=1, K=1$

case 1: Assume $Q_n = 0, \bar{Q}_n = 1$

$$R^* = 1, S^* = 0 \Rightarrow Q_{n+1} = 1$$

Assume $Q_n = 1, \bar{Q}_n = 0$

$$R^* = 0, S^* = 1 \Rightarrow Q_{n+1} = 0$$

$\therefore Q_{n+1} = \bar{Q}_n$ (Toggle) (Actually raising)

TT for JK-FF

CIK	J	K	Q_{n+1}
0	X	X	Q_n
1	0	0	Q_n
1	0	1	0
1	1	0	1
1	1	1	\bar{Q}_n (Toggle)


Characteristic Table for JK-FF

Q_n	J	K	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

Excitation Table


Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

K-Map




$$Q_{n+1} = I + II$$

$$Q_{n+1} = \overline{Q_n J} + \overline{Q_n K}$$




$$J = Q_{n+1}$$



$$K = \overline{Q_{n+1}}$$

* T-flip flop.




J-T for T-FF

Ck	T	Q_{n+1}
0	X	Q_n (Memory)
1	0	Q_n (Memory)
1	1	$\overline{Q_n}$ (Toggle)

Characteristic Table of T-FF

Q_n	T	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0



$$Q_{n+1} = T\bar{Q}_n + Q_n\bar{T}$$

$$Q_{n+1} = T \oplus Q_n$$


Excitation Table

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

XX

Final

→ Timing diagram for D-flip flop.




Set

Reset

Q

→ Timing diagram for JK-flip flop.



J


K

Set

Reset


Q_n

→ Timing diagram for T-flip flop.




* Counters *

Basically;



Assume you supply $J_A = J_B = k_A = k_B = 1$ (\therefore It is in toggle state and since -ve edge triggered clk it is not racing condition) \therefore it is toggling



. It is evident that $T_A = 2T$ & $T_B = 2T_A = 4T$
 \therefore If $f = f_{\text{out clock}}$ then $f_A = f/2$ & $f_B = f/2 = \cancel{f/2} f/4$.

clk pulse number

clk	Q _A	Q _B	(⁰)
0	0	0	(0)
1	0	1	(1)
2	1	0	(2)
3	1	1	(3)

Note :- If we want to count from 0 to 3 we use 2 FF bcz $2^2 = 4$ and we are counting 4 numbers. This implies If we want to count from 0 to 15 i.e 16 numbers we use $\log_2 16 = 4$ FF.

Difference btw Synchronous & Asynchronous.

Counters.

Asynchronous

- FF are connected in such a way that output of one FF drives the clk of another FF
- FF are not clocked simultaneously

- circuit is simple for more number of states
- speed is slow as the clock is propagated through no. of stages

Synchronous

- The o/p of FF are not connected to the clk of another FF.
- FF are clocked simultaneously

- circuit becomes complicated as number of states increases.

- speed is faster as clock is given at the same time.

* Designing of synchronous up counter.

5 Steps

Step 1: Decide the number of FF

Step 2: Excitation table of FF

Step 3: State diagram and circuit excitation table

Step 4: Obtain simplified eqn using K-map

Step 5: Draw the logic diagram (circuit).

Q) Design 2-bit synchronous up counter


Step 1:- no. of bits = 2 hence 2 FF's. (JK FF)

Step 2:- Excitation table of JK FF :

Q_n	Q_{n+1}	J	K	Q_1	Q_2	J_1	K_1	Q_1'	Q_2'	J_2	K_2
0	0	0	X	1	0	0	1	0	1	0	X
0	1	1	X	0	1	0	0	1	0	1	X
1	0	X	1	0	1	0	0	1	0	1	E
1	1	X	0	1	1	1	1	0	0	1	0

circuit Excitation Table.

Step 3:-



Q_2	Q_1	Q_2^*	Q_1^*	J_2	K_2
0	0	0	1	0	X
0	1	1	0	1	X
1	0	1	1	X	0
1	1	0	0	1	1

J_1	K_1
X	1
1	X
X	1
1	1

Step 4:- K-map.

J_2	Q_1
0	0 1
1	X X

$J_2 = Q_1$

K_2	Q_1
0	X X
1	0 1

$K_2 = Q_1$


J_1	Q_1
0	1 X
1	1 1 X


$J_1 = 1$

K_1	Q_1
0	X 1
1	X 1

$K_1 = 1$

Step 5 :-





WKT: $J_2 = Q_1, K_2 = \bar{Q}_1$

case 1: $Q_1 = 0; J_2 = 0; K_2 = 0 \Rightarrow$ memory

$$\therefore Q_2^* = Q_2$$

case 2: $Q_1 = 1; J_2 = 1; K_2 = 1 \Rightarrow$ Toggle


$$\therefore Q_2^* = \bar{Q}_2$$

* 3-bit Up Down Synchronous counter

* follow the 5 steps similarly but use another control variable M with Q_A, Q_B, Q_C and draw the excitation table for the circuit. Your table will have 16 rows if T flip flop is used.

* follow the same procedure, use 4-variable variable K-Map to obtain the following:


$$T_A = 1 \quad T_B = M \oplus Q_A \quad T_C = \overline{M} Q_B Q_A + M \overline{Q}_B \overline{Q}_A$$




* For J-K flip flop:-

use same

3-bit / 4-bit Asynchronous (Ripple) Up-down Counter.



- For up counting Q should be clk for subsequent flop
- For down counting \bar{Q} should be clk for subsequent flop




M	Q	\bar{Q}	Y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	-1

• Here we assume a rule if $M=0 \rightarrow$ upcounting else $M=1 \rightarrow$ down counting

K-Map

M \ Q	00	01	11	10
0	0	0	1	1
1	0	1	1	0

$$Y = \bar{M}Q + M\bar{Q} = M \oplus Q$$



- Note:- for 4-bit also do same just add one more flip flop.

Implementing Boolean functions using MUX.

Q) $F = (A, B, C, D) = \sum m(1, 4, 5, 7, 9, 12, 13)$, using
4:1 MUX

	C, D	00	01	11	10
$(S_1, S_0) A, B$	00	1			
	01	1	1	1	
	10	1	1		
	11		1		

$\rightarrow \bar{C}D$


$\rightarrow \bar{C} + D$

$\rightarrow \bar{C}$

$\rightarrow \bar{C}D$

4:1 MUX

$\bar{C}D$	I_0	0	y
$\bar{C} + D$	I_1	0	0
\bar{C}	I_2	1	0
$\bar{C}D$	I_3	1	0



S_1, S_0	y
00	I_0
01	I_1
10	I_2
11	I_3

Let
 $A = S_1$
 $B = S_0$
 $A = S_0$
 $B = S_1$
 $A = S_1$
 $B = S_0$

Logic circuit

* Using 8:1 MUX *

Minterms -

$\sum m(1, 4, 5, 7, 9, 12, 13)$

13)

	\bar{d}	d	$\bar{d} d$	$d \bar{d}$	$\bar{d} d \bar{d}$	$d \bar{d} d$	$d d \bar{d}$	$d d d$
D_1	0	1	0	0	$= d$	$= \bar{d}$	\bar{d}	$\bar{d} \bar{d} \bar{d}$
D_2	1	0	1	1	$\bar{d} + d = 1$	$\bar{d} + d = 1$	$\bar{d} + d = 1$	$\bar{d} + d = 1$
D_3	2	1	1	0	$= \bar{d}$	$= d$	\bar{d}	$\bar{d} \bar{d} \bar{d}$
D_4	3	0	0	1	$= \bar{d}$	$= d$	\bar{d}	$\bar{d} \bar{d} \bar{d}$
D_5	4	1	0	1	$= d$	$= \bar{d}$	\bar{d}	$\bar{d} \bar{d} \bar{d}$
D_6	5	0	1	0	$= \bar{d}$	$= d$	\bar{d}	$\bar{d} \bar{d} \bar{d}$
D_7	6	1	1	0	$= \bar{d}$	$= d$	\bar{d}	$\bar{d} \bar{d} \bar{d}$
D_8	7	0	0	1	$= d$	$= \bar{d}$	\bar{d}	$\bar{d} \bar{d} \bar{d}$
D_9	8	1	0	1	$= d$	$= \bar{d}$	\bar{d}	$\bar{d} \bar{d} \bar{d}$
D_{10}	9	0	1	0	$= \bar{d}$	$= d$	\bar{d}	$\bar{d} \bar{d} \bar{d}$
D_{11}	10	1	1	0	$= \bar{d}$	$= d$	\bar{d}	$\bar{d} \bar{d} \bar{d}$
D_{12}	11	0	0	1	$= \bar{d}$	$= d$	\bar{d}	$\bar{d} \bar{d} \bar{d}$
D_{13}	12	1	0	1	$= \bar{d}$	$= d$	\bar{d}	$\bar{d} \bar{d} \bar{d}$
D_{14}	13	0	1	0	$= \bar{d}$	$= d$	\bar{d}	$\bar{d} \bar{d} \bar{d}$
D_{15}	14	1	1	0	$= \bar{d}$	$= d$	\bar{d}	$\bar{d} \bar{d} \bar{d}$
D_{16}	15	0	0	1	$= \bar{d}$	$= d$	\bar{d}	$\bar{d} \bar{d} \bar{d}$

a b c

Binary to Gray Code converter

Inputs				Outputs				
B_3	B_2	B_1	B_0	G_3	G_2	G_1	G_0	
0	0	0	0	0	0	0	0	0000
0	0	0	1	0	0	0	1	0101
0	0	1	0	0	0	1	1	0100
0	0	1	1	0	0	1	0	0101
0	1	0	0	0	1	0	0	1010
0	1	0	1	b	0	1	1	0001
0	1	1	0	0	0	0	1	0100
0	1	1	1	d	0	0	0	0101
1	0	0	0	1	1	0	0	1011
1	0	0	1	1	1	0	1	1011
1	0	1	0	1	1	1	1	1111
1	0	1	1	1	1	1	0	1110
1	1	0	0	1	0	1	0	1100
1	1	0	1	1	0	1	1	1101
1	1	1	0	1	0	0	1	1100
1	1	1	1	1	0	0	0	1111

K-Maps

G_3		B_1, B_0	
B_3, B_2	00	01	11
00	0	0	0
01	0 ⁴	0 ⁵	0 ⁷
11	1 ²	1 ³	1 ⁶
10	1 ⁸	1 ⁹	1 ¹⁰

$$\boxed{G_3 = B_3}$$

G_2		B_1, B_0	
B_3, B_2	00	01	11
00	0	0	0
01	1 ⁴	1 ⁵	1 ⁷
11	0 ¹²	0 ¹³	0 ¹⁵
10	1 ⁸	1 ⁹	1 ¹⁰

$$\boxed{G_2 = \overline{B}_3 B_2 + B_3 \overline{B}_2}$$

$$\boxed{G_2 = B_3 \oplus B_2}$$

G_1	B_1, B_0	00	01	11	10
B_3		00	01	13	12
00		00	01	13	12
01		14	15	07	06
11		112	113	015	014
10		08	09	111	110


$$G_1 = B_2 \cdot \overline{B}_1 + B_1 \cdot \overline{B}_2$$

$$G_1 = B_1 \oplus B_2 = \boxed{B_2 \oplus B_1}$$

G_0	B_1, B_0	00	01	11	10
B_3		00	11	03	12
00		04	15	07	16
01		012	113	015	114
10		08	19	011	110

$$G_0 = B_1 \overline{B}_0 + \overline{B}_1 B_0$$

$$\boxed{G_0 = B_0 \oplus B_1}$$



For Gray code to binary code conversion :-

$$B_3 = G_3$$

$$B_3 = G_3$$

$$B_2 = B_3 \oplus G_2 \Rightarrow$$

$$B_2 = G_3 \oplus G_2$$


$$B_1 = B_2 \oplus G_1$$

$$B_1 = G_3 \oplus G_2 \oplus G_1$$

$$B_0 = B_1 \oplus G_0$$

$$B_0 = G_3 \oplus G_2 \oplus G_1 \oplus G_0$$

Circuit:-



[Instead of
1, 3 input
XOR gate use
2, 2 input
XOR gate]