# Assignment 1: Implementation of a MIPS like processor (10Marks)

Design and implement (in Verilog) datapath and control unit for a single cycle MIPS like processor (including instruction memory) which has two classes of instructions. The two classes of instructions along with the example usage and instruction decoding to be used are as below


## 1. Immediate Type

Example:  $\lim_{n \to \infty} 1$  loads immediate signed value specified in the instruction to the



#### 2. Register Type (R-type)

Example: add r1, r2, r3  $\rightarrow$  adds the contents of registers r2 and r3. The result of addition is



Assume there are 32 32-bit general purpose registers indicated by r0, r1, r2...r31 and corresponding register numbers (00000), (00001)......(11111).

Assume the Opcode for Immediate type and R-type instructions as below

<b>Instruction Class</b>	Opcode
Immediate type	111111
Register Type	000000

Additionally R-type instructions have multiple variations defined by their function codes. The R-type instructions should include **add**, **sub**, **AND**, **OR**, **srl** (Shift right logical), **sll** (shift left logical) .The different R-type instructions that the processor should support are tabulated below.

Instruction
-------------

add	add r0, r1, r2	000000	00000	00001	00010	00000	100000
sub	sub r4, r5, r6	000000	00100	00101	00110	00000	100010
AND	and r8, r9, r10	000000	01000	01001	01010	00000	100100
OR	and r9, r8, r10	000000	01001	01000	01010	00000	100101
sll	sll r11, r6, 6	000000	01011	00110	00000*	00110	000000
srl	srl r13, r9, 10	000000	01101	01001	00000*	01010	000010

<sup>\*</sup>Second source is not used for shift operations

The processor module should have only two inputs CLK and Reset. When Reset is activated the Processor starts executing instructions from 0<sup>th</sup> location of instruction memory.


#### As part of the assignment the following files should be submitted in zipped folder.

- 1. PDF version of this Document with all the Questions below answered with file name as IDNO\_NAME.pdf.
- 2. Design Verilog Files for all the Sub-modules (including control unit).
- 3. Design Verilog file for the main processor.

The name of the zipped folder should be in the format IDNO\_NAME.zip

The due date for submission is 3-April-2019, 5:00 PM.

Q6.1. Draw the block level design of the processor (datapath + control unit) for above specifications. (you can modify the design given in the class ppts and copy the image of final design here)



## Q6.2. List the different blocks that will be required for implementation of datapath of the above processor.

Answer: PC, Instruction memeory, register file, ALU, a simple ALU for address calculation and a multiplexer.

# Q6.3. Most of the datapath blocks that are listed above have already been implemented as part of previous labs. Implement the blocks which have not been implemented in the previous labs and copy the <u>images</u> of those Verilog codes here.

Answer: All have been done in the lab before this, expect the control unit whose code is given in the following questions.

# Q6.4. Assume Main control unit generates all the control signals. List different control signals that will be required for the above processor. Also specify the value of the control signals for different instructions.

#### Answer:

Control Signal	alu_op		write_reg	mux_cont
Name →		aluop_shamt		
li r1, 8	000	00	1	1
add r0, r1, r2	001	20	1	0
sub r4, r5, r6	010	40	1	0
and r8, r9, r10	011	60	1	0
and r9, r8, r10	100	80	1	0
sll r11, r6, 6	101	A6	1	0
srl r13, r9, 10	110	CA	1	0

## Q6.5. Implement the main control unit and copy the <u>image</u> of Verilog code of Main control unit here.

```
module control_unit(inst_out,mux_cont,aluop_shamt,write_reg);
  input [31:0] inst_out;
  output mux_cont,write_reg;
  reg [2:0] alu_op;
 output [7:0] aluop_shamt;
  assign mux_cont= inst_out[31]?1:0;
                                        // 1 means immediate
  assign write_reg= 1'b1;
  assign aluop_shamt= {alu_op,inst_out[10:6]}; // alu op shamt is a combination of alu and shamt
  // 1 add, 2 sub, 3 and, 4 or, 5 sll, 6 srl
  always@(*)
    begin
    if(inst_out[31:26]== 6'b0)
      begin
        case(inst_out[5:0])
      // what kind of statements to use?
        6'b100000: alu op= 3'b001;
        6'b100010: alu_op= 3'b010;
        6'b100100: alu_op= 3'b011;
        6'b100101: alu op= 3'b100;
        6'b000000: alu op= 3'b101;
        6'b000010: alu_op= 3'b110;
        endcase
      end
    else
      alu_op= 3'b0;
endmodule
```

Q6.6. Implement complete processor in Verilog (Instantiate all the datapath blocks and main control unit as modules). Copy the <u>image</u> of Verilog code of the processor here.


```
module parent(clk,rst);
  input clk, rst;
  wire [31:0] inst_out;
  reg [3:0]PC;
  wire mux_cont,write_reg;
  wire[7:0] aluop_shamt;
  reg [31:0] write_d_sig;
  wire[31:0] reg1, reg2, res;
  initial
   PC= 3'b0;
  always@(posedge clk)
    PC<= PC+4;
  control_unit con(inst_out,mux_cont,aluop_shamt,write_reg);
  instr_mem im1(PC,inst_out,rst);
  reg_file regf1(.read1(inst_out[20:16]),.read2(inst_out[15:11]),
                .write_data(write_d_sig),.clk(clk),.write_reg(write_reg),
                .write1(inst out[25:21]),.rst(rst),.reg1(reg1),.reg2(reg2));
  ALU alu1(.con(aluop_shamt[7:5]),.op1(reg1),.op2(reg2),.sft_amt(aluop_shamt[4:0]),.result(res));
 always@(*)
    begin
      if(mux cont== 1'b1)
        write_d_sig= {11'b0,inst_out[20:0]}; //sign extend??
        write_d_sig= res;
```

Q6.7. Test the processor design by initializing the instruction memory with a set of instructions (at least 5 instructions). List below the instructions you have used to initialize the instruction memory. Verify if the register file is changing according to the instructions. (Register file contains unknowns, you can initialize the register file or you can load values into the register file using li instruction specified earlier).

Sequence of Instructions Implemented: The instructions given in Q 6.4 was executed and the register values were observed.

# Q6.8. Verify if the register file is getting updated according to your sequence of instructions (mentioned earlier).

Copy verified **Register file** waveform here (show only the Registers that get updated, CLK, and RESET):



**Unrelated Questions** 

What were the problems you faced during the implementation of the processor?

Answer: The main problem is that there are multiple ways to do a certain task. Though the answer is correct we do not not which kind of code is "proper".

Did you implement the processor on your own? If you took help from someone whose help did you take? Which part of the design did you take help for?

Answer: No help was taken.

### **Honor Code Declaration by student:**

- My answers to the above questions are my own work.
- I have not shared the codes/answers written by me with any other students. (I might have helped clear doubts of other students).
- I have not copied other's code/answers to improve my results. (I might have got some doubts cleared from other students).

Name: shreyas ravishankar ID No.: 2016AAPS0180H **Date:** 2<sup>nd</sup> april 2019