

ALU Project

Name: Shreyash Jaiswal

Topic: Arithmetic Logic Unit (ALU) Design and Simulation

Generated using Verilog HDL on EDA Playground

Project Description

This project focuses on the design and implementation of an 8-bit Arithmetic Logic Unit (ALU) using Verilog HDL. The ALU performs various arithmetic and logical operations such as addition, subtraction, AND, OR, XOR, NOT, shift operations, and comparison. The design was simulated on EDA Playground, and the outputs were verified using waveform analysis in EPWave. The testbench applies different inputs and verifies the correctness of the ALU design. The project demonstrates understanding of fundamental digital logic design, Verilog coding, and simulation-based verification.

```

1 // Code your testbench here
2 // or browse Examples
3 module alu_tb;
4   reg [7:0] A,B; //operands
5   reg [4:0] op; //alu operator
6   wire [7:0] result;
7   wire carry;
8
9   ALU uut (
10     .A(A),
11     .B(B),
12     .op(op),
13     .result(result),
14     .carry(carry)
15   );
16   initial begin
17     $dumpfile("alu.vcd");
18     $dumpvars(0,alu_tb);
19     $monitor("time=%0t A=%0h B=%0h op=%0b result=%0h carry=%0b",
20       $time, A, B, op, result, carry);
21
22     A = 8'h0A; B = 8'h02;
23
24     op = 4'b0000; #10; // ADD
25     op = 4'b0001; #10; // SUB
26     op = 4'b0010; #10; // AND
27     op = 4'b0011; #10; // OR
28     op = 4'b0100; #10; // XOR
29     op = 4'b0101; #10; // not a
30     op = 4'b0110; #10; // not b
31     op = 4'b0111; #10; // Shift Right
32     op = 4'b1000; #10; // Greater
33     op = 4'b1001; #10; // Equal
34
35     #20 $finish;
36   end
37 endmodule
38

```

```

1 // Code your design here
2 module ALU(
3   input [7:0] A,B, //operands
4   input [4:0] op, //alu operator
5   output reg [7:0] result,
6   output reg carry
7 );
8   reg [8:0] tmp; //1 bit extra for carry
9
10  always@(*)begin
11    case(op)
12      4'b0000:begin
13        tmp=A+B;
14        result=tmp[7:0];
15        carry=tmp[8];
16      end
17
18      4'b0001:begin
19        tmp=A-B;
20        result=tmp[7:0];
21        carry=tmp[8];
22      end
23
24      4'b0010:result=A&B;
25      4'b0011:result=A|B;
26      4'b0100:result=A^B;
27      4'b0101:result=~A;
28      4'b0110:result=~B;
29      4'b0111: result = A >> 1; // Shift Right
30      4'b1000: result = (A > B) ? 8'd1 : 8'd0; // Greater
31      4'b1001: result = (A == B) ? 8'd1 : 8'd0; // Equal
32      default : result = 8'h00;
33    endcase
34  end
35 endmodule
36
37
38
39
40
41
42
43
44

```

VCD info: dumpfile alu.vcd opened for output.

```

time=0 A=0a B=02 op=00000 result=0c carry=0
time=10 A=0a B=02 op=00001 result=08 carry=0
time=20 A=0a B=02 op=00010 result=02 carry=0
time=30 A=0a B=02 op=00011 result=0a carry=0
time=40 A=0a B=02 op=00100 result=08 carry=0
time=50 A=0a B=02 op=00101 result=f5 carry=0
time=60 A=0a B=02 op=00110 result=fd carry=0
time=70 A=0a B=02 op=00111 result=05 carry=0
time=80 A=0a B=02 op=01000 result=01 carry=0
time=90 A=0a B=02 op=01001 result=00 carry=0
testbench.sv:35: $finish called at 120 (1s)

```

Done

