Pulse With Modulation

```
Playground LIVE! SystemVerilog Static and
cale 1ns/1ps
pwm_tb;
clk;
rst;
[7:0] duty;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 Automatic Lifetimes
                                                                                                                                                                                                                                                                                                                                                                                                    module pwm #(parameter R=input clk,
input rst,
input [R-1:0]duty,
output reg pwm_opt
                                                                                                                                                                                                                                                                                                                                                                                     output (c) (7); reg [R-1:0]counter;
   e pwm_opt;
  Instantiate DUT (Device Under Test)
1 #(8) uut (
.clk(clk),
                                                                                                                                                                                                                                                                                                                                                                                                                     always @(posedge clk or posedge rst) begin if (rst) begin counter \leftarrow {R{1'b0}}; pwm_opt \leftarrow 1'b0;
          .rst(rst),
.duty(duty),
           .pwm_opt(pwm_opt)
                                                                                                                                                                                                                                                                                                                                                                                                                                                   pwm_opt <= 1 b0;
end else begin
   // Counter increment
   if (counter == {R{1'b1}})
        counter <= {R{1'b0}};
   else</pre>
itial clk = 0;
ways #10 clk = ~clk;
 .tial begin
// Initialize dump
$dumpfile("pwm_tb.vcd");
$dumpvars(0, pwm_tb);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 counter <= counter + 1;</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                            // PWM generation
                                                                                                                                                                                                                                                                                                                                                                                                                                                   pwm_opt <= (counter < duty) ? 1'b1 : 1'b0;
end</pre>
        // Reset
rst = 1;
duty = 8'd0;
#20 rst = 0;
                                                                                                                                                                                                                                                                                                                                                                                     26 endmodule
       // Apply different duty cycles duty = 8'd64; // 25% duty #6000; duty = 8'd128; // 50% duty #6000; duty = 8'd192; // 75% duty #6000; duty = 8'd255; // ~100% duty #6000; $finish:
        #6000;
$finish;
tial begin
    $\text{monitor("Time=\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\tint{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\tin}\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\tetx{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\texi}\text{\text{\texitit{\text{\texitil{\text{\texi\tex{\texit{\text{\text{\text{\text{\texitit{\texict{\tiexit{\text{\t
ile
```

