

8085 Instruction Summary by Functional Groups

DATA TRANSFER GROUP

Move	Move (cont)	Move Immediate
MOV [A,A 7F A,B 78 A,C 79 A,D 7A A,E 7B A,H 7C A,L 7D A,M 7E]	MOV [E,A 5F E,B 58 E,C 59 E,D 5A E,E 5B E,H 5C E,L 5D E,M 5E]	MVI [A, byte 3E B, byte 06 C, byte 0E D, byte 16 E, byte 1E H, byte 26 L, byte 2E M, byte 36]
MOV [B,A 47 B,B 40 B,C 41 B,D 42 B,E 43 B,H 44 B,L 45 B,M 46]	MOV [H,A 67 H,B 60 H,C 61 H,D 62 H,E 63 H,H 64 H,L 65 H,M 66]	Load Immediate LXI [B, dble 01 D, dble 11 H, dble 21 SP, dble 31]
MOV [C,A 4F C,B 48 C,C 49 C,D 4A C,E 4B C,H 4C C,L 4D C,M 4E]	MOV [L,A 6F L,B 68 L,C 69 L,D 6A L,E 6B L,H 6C L,L 6D L,M 6E]	Load/Store LDAX B 0A LDAX D 1A LHLD adr 2A LDA adr 3A STAX B 02 STAX D 12 SHLD adr 22 STA adr 32
MOV [D,A 57 D,B 50 D,C 51 D,D 52 D,E 53 D,H 54 D,L 55 D,M 56]	MOV [M,A 77 M,B 70 M,C 71 M,D 72 M,E 73 M,H 74 M,L 75]	
	XCHG EB	

byte = constant, or logical/arithmetic expression that evaluates to an 8-bit data quantity. (Second byte of 2-byte instructions)

dble = constant, or logical/arithmetic expression that evaluates to a 16-bit data quantity. (Second and Third bytes of 3-byte instructions).

adr = 16-bit address (Second and Third bytes of 3-byte instructions)

* = all flags (C, Z, S, P, AC) affected.

** = all flags except CARRY affected; (exception INX and DCX affect no flags).

† = only CARRY affected.

All mnemonics copyright ©Intel Corporation 1976.

ARITHMETIC AND LOGICAL GROUP

Add*	Increment**	Logical*
ADD [A 87 B 80 C 81 D 82 E 83 H 84 L 85 M 86]	INR [A 3C B 04 C 0C D 14 E 1C H 24 L 2C M 34]	ANA [A A7 B A0 C A1 D A2 E A3 H A4 L A5 M A6]
ADC [A 8F B 88 C 89 D 8A E 8B H 8C L 8D M 8E]	INX [B 03 D 13 H 23 SP 33]	XRA [A AF B A8 C A9 D AA E AB H AC L AD M AE]
	Decrement**	
	DCR [A 3D B 05 C 0D D 15 E 1D H 25 L 2D M 35]	ORA [A B7 B B0 C B1 D B2 E B3 H B4 L B5 M B6]
	DCX [B 0B D 1B H 2B SP 3B]	CMP [A BF B B8 C B9 D BA E BB H BC L BD M BE]
	Specials	
	DAA* 27 CMA 2F STC† 37 CMC† 3F	Arith & Logical Immediate
		ADI byte C6 ACI byte CE SUI byte D6 SBI byte DE ANI byte E6 XRI byte EE ORI byte F6 CPI byte FE
	Double Add †	
DAD [B 09 D 19 H 29 SP 39]	Rotate †	
	RLC 07 RRC 0F RAL 17 RAR 1F	

BRANCH CONTROL GROUP

Jump

JMP adr C3
 JNZ adr C2
 JZ adr CA
 JNC adr D2
 JC adr DA
 JPO adr E2
 JPE adr EA
 JP adr F2
 JM adr FA
 PCHL E9

Call

CALL adr CD
 CNZ adr C4
 CZ adr CC
 CNC adr D4
 CC adr DC
 CPO adr E4
 CPE adr EC
 CP adr F4
 CM adr FC

Return

RET C9
 RNZ C0
 RZ C8
 RNC D0
 RC D8
 RPO E0
 RPE E8
 RP F0
 RM F8

Restart

RST { 0 C7
 1 CF
 2 D7
 3 DF
 4 E7
 5 EF
 6 F7
 7 FF

I/O AND MACHINE CONTROL

Stack Ops

PUSH { B C5
 D D5
 H E5
 PSW F5

POP { B C1
 D D1
 H E1
 PSW* F1

XTHL E3
 SPHL F9

Input/Output

OUT byte D3
 IN byte DB

Control

DI F3
 EI FB
 NOP 00
 HLT 76

New Instructions (8085 Only)

RIM 20
 SIM 30

ASSEMBLER REFERENCE (Cont.)

Pseudo Instruction

General:

ORG
 END
 EQU
 SET
 DS
 DB
 DW

Macros:

MACRO
 ENDM
 LOCAL
 REPT
 IRP
 IRPC
 EXITM

Relocation:

ASEG NAME
 DSEG STKLN
 CSEG STACK
 PUBLIC MEMORY
 EXTRN

Conditional Assembly:

IF
 ELSE
 ENDIF

RESTART TABLE

Name	Code	Restart Address
RST 0	C7	0000 ₁₆
RST 1	CF	0008 ₁₆
RST 2	D7	0010 ₁₆
RST 3	DF	0018 ₁₆
RST 4	E7	0020 ₁₆
TRAP	Hardware* Function	0024 ₁₆
RST 5	EF	0028 ₁₆
RST 5 5	Hardware* Function	002C ₁₆
RST 6	F7	0030 ₁₆
RST 6 5	Hardware* Function	0034 ₁₆
RST 7	FF	0038 ₁₆
RST 7 5	Hardware* Function	003C ₁₆

*NOTE The hardware functions refer to the on-chip Interrupt feature of the 8085 only