

Operating System | Paging

Paging is a memory management scheme that eliminates the need for contiguous allocation of physical memory. This scheme permits the physical address space of a process to be non – contiguous.

- Logical Address or Virtual Address (represented in bits): An address generated by the CPU
- Logical Address Space or Virtual Address Space(represented in words or bytes): The set of all logical addresses generated by a program
- Physical Address (represented in bits): An address actually available on memory unit
- Physical Address Space (represented in words or bytes): The set of all physical addresses corresponding to the logical addresses

Example:

- If Logical Address = 31 bit, then Logical Address Space = 2^{31} words = 2 G words (1 G = 2^{30})
- If Logical Address Space = 128 M words = $2^7 * 2^{20}$ words, then Logical Address = $\log_2 2^{27} = 27$ bits
- If Physical Address = 22 bit, then Physical Address Space = 2^{22} words = 4 M words (1 M = 2^{20})
- If Physical Address Space = 16 M words = $2^4 * 2^{20}$ words, then Physical Address = $\log_2 2^{24} = 24$ bits

The mapping from virtual to physical address is done by the memory management unit (MMU) which is a hardware device and this mapping is known as paging technique.


- The Physical Address Space is conceptually divided into a number of fixed-size blocks, called **frames**.
- The Logical address Space is also splitted into fixed-size blocks, called **pages**.
- Page Size = Frame Size

Let us consider an example:

- Physical Address = 12 bits, then Physical Address Space = 4 K words
- Logical Address = 13 bits, then Logical Address Space = 8 K words
- Page size = frame size = 1 K words (assumption)

Number of frames = Physical Address Space / Frame size = $4\text{ K} / 1\text{ K} = 4 = 2^2$

Number of pages = Logical Address Space / Page size = $8\text{ K} / 1\text{ K} = 8 = 2^3$



Address generated by CPU is divided into


- **Page number(p):** Number of bits required to represent the pages in Logical Address Space or Page number
- **Page offset(d):** Number of bits required to represent particular word in a page or page size of Logical Address Space or word number of a page or page offset.

Physical Address is divided into

- **Frame number(f):** Number of bits required to represent the frame of Physical Address Space or Frame number.
- **Frame offset(d):** Number of bits required to represent particular word in a frame or frame size of Physical Address Space or word number of a frame or frame offset.

The hardware implementation of page table can be done by using dedicated registers. But the usage of register for the page table is satisfactory only if page table is small. If page table contain large number of entries then we can use TLB(translation Look-aside buffer), a special, small, fast look up hardware cache.


- The TLB is associative, high speed memory.
- Each entry in TLB consists of two parts: a tag and a value.
- When this memory is used, then an item is compared with all tags simultaneously. If the item is found, then corresponding value is returned.



Main memory access time = m

If page table are kept in main memory,

Effective access time = m (for page table) + m (for particular page in page table)



Questions asked in GATE on Paging:

GATE CS 2001 Question 46

This article has been contributed by [Vikash Kumar](#). Please write comments if you find anything incorrect, or you want to share more information about the topic discussed above

Recommended Posts:

- Operating System | Starvation and Aging in Operating Systems
- Operating System | Buddy System - Memory allocation technique
- Operating System | Semaphores in operating system
- Operating System | Introduction of Operating System - Set 1
- Operating System | Requirements of memory management system
- Operating System | Types of Operating Systems
- Operating System | Unix File System

Operating System | Kernel I/O Subsystem (I/O System)

Operating System | Introduction of System Call

Functions of Operating System

Operating System | Segmentation

Operating System | Multithreading

Operating System | Microkernel

Operating System | Thread

Operating System | Banker's Algorithm

Article Tags : [Operating Systems](#) [Memory Management](#)

Practice Tags : [Operating Systems](#)



8

☐ To-do ☐ Done

2.7

Based on 31 vote(s)

[Feedback/ Suggest Improvement](#) [Add Notes](#) [Improve Article](#)

Please write to us at contribute@geeksforgeeks.org to report any issue with the above content.

Previous

Computer Organization | Cache Memory

Next

Operating System | Banker's Algorithm

Writing code in comment? Please use ide.geeksforgeeks.org, generate link and share the link here.

Load Comments

Share this post!

Starting from **6th May 2019**

DSA

ONLINE
COURSE



~~₹4,999~~
₹1,999

[Register Now](#)



Batch starts from **4th May 2019**



GEEKS CLASSES

Classroom Program on DSA in NOIDA

~~₹14,999~~
₹10,000

[Register Now](#)



Most popular in Operating Systems

- CPU Scheduling | Longest Remaining Time First (LRTF) Program
- Message based Communication in IPC (inter process communication)
- CPU Scheduling | Longest Remaining Time First (LRTF) algorithm
- Get/Set process resource limits in C
- Operating System | Memory Interleaving

More related articles in Operating Systems

- Operating System | File Access Methods
- Operating System | Structures of Directory
- Operating System | Second Chance (or Clock) Page Replacement Policy



DSA
ONLINE COURSE

Starting from **6th May 2019**

~~₹4,999~~
₹1,999

Register Now

The advertisement features a dark blue background with a glowing laptop in the center. The laptop screen displays a network diagram with a play button icon. The text 'DSA ONLINE COURSE' is prominently displayed at the top in large, white, bold letters. Below it, the start date 'Starting from 6th May 2019' is written in a smaller font. A price tag shows a discount from ₹4,999 to ₹1,999. A 'Register Now' button is located to the left of the laptop. The background is decorated with faint circuit-like patterns and a small logo in the bottom right corner.

GeeksforGeeks

A computer science portal for geeks

5th Floor, A-118,
Sector-136, Noida, Uttar Pradesh - 201305
feedback@geeksforgeeks.org

COMPANY

[About Us](#)
[Careers](#)
[Privacy Policy](#)
[Contact Us](#)

LEARN

[Algorithms](#)
[Data Structures](#)
[Languages](#)
[CS Subjects](#)
[Video Tutorials](#)

PRACTICE

[Company-wise](#)
[Topic-wise](#)
[Contests](#)
[Subjective Questions](#)

CONTRIBUTE

[Write an Article](#)
[Write Interview Experience](#)
[Internships](#)
[Videos](#)