


What's difference between CPU Cache and TLB?

Both CPU Cache and TLB are hardware used in microprocessors but what's the difference, especially when someone says that TLB is also a type of Cache?

First thing first. **CPU Cache** is a fast memory which is used to improve latency of fetching information from Main memory (RAM) to CPU registers. So CPU Cache sits between Main memory and CPU. And this cache stores information temporarily so that the next access to the same information is faster. A CPU cache which used to store executable instructions, it's called Instruction Cache (I-Cache). A CPU cache which is used to store data, it's called Data Cache (D-Cache). So I-Cache and D-Cache speeds up fetching time for instructions and data respectively. A modern processor contains both I-Cache and D-Cache. For completeness, let us discuss about D-cache hierarchy as well. D-Cache is typically organized in a hierarchy i.e. Level 1 data cache, Level 2 data cache etc.. It should be noted that L1 D-Cache is faster/smaller/costlier as compared to L2 D-Cache. But the basic idea of '*CPU cache*' is to speed up instruction/data fetch time from Main memory to CPU.

Translation Lookaside Buffer (i.e. TLB) is required only if Virtual Memory is used by a processor. In short, TLB speeds up translation of virtual address to physical address by storing page-table in a faster memory. In fact, TLB also sits between CPU and Main memory. Precisely speaking, TLB is used by MMU when physical address needs to be translated to virtual address. By keeping this mapping of virtual-physical addresses in a fast memory, access to page-table improves. It should be noted that page-table (which itself is stored in RAM) keeps track of where virtual pages are stored in the physical memory. In that sense, TLB also can be considered as a cache of the page-table.

But the scope of operation for *TLB* and *CPU Cache* is different. TLB is about 'speeding up address translation for Virtual memory' so that page-table needn't to be accessed for every address. CPU Cache is about 'speeding up main memory access latency' so that RAM isn't accessed always by CPU. TLB operation comes at the time of address translation by MMU while CPU cache operation comes at the time of memory access by CPU. In fact, any modern processor deploys all I-Cache, L1 & L2 D-Cache and TLB.



Please do Like/Share if you find the above useful. Also, please do leave us comment for further clarification or info. We would love to help and learn 😊

Multilevel Cache Organisation

Cache Organization | Set 1 (Introduction)

Computer Organization | Cache Memory

Computer Organization | Locality of Reference and Cache Operation

Computer Organization | Locality and Cache friendly code

What's difference between MMU and MPU?

What's difference between Linux and Android ?

What's difference between Microcontroller (μC) and Microprocessor (μP)?

What's the difference between Scripting and Programming Languages?

Difference between CALL and JUMP instructions

What's difference between header files "stdio.h" and "stdlib.h" ?


Difference between Simultaneous and Hierarchical Access Memory Organisations

Difference between Byte Addressable Memory and Word Addressable Memory

What's difference between 1's Complement and 2's Complement?

Improved By : VaibhavRai3

Article Tags : [Articles](#) [Computer Architecture](#) [Organization &](#)



9

☐ To-do ☐ Done

2.4

Based on 12 vote(s)

Feedback/ Suggest Improvement

Add Notes

Improve Article

Please write to us at contribute@geeksforgeeks.org to report any issue with the above content.

Previous

What's difference between Microcontroller (μC) and Microprocessor (μP)?

Next

What's difference between 1's Complement and 2's Complement?

Writing code in comment? Please use ide.geeksforgeeks.org, generate link and share the link here.

Load Comments

Share this post!

Starting from **6th May 2019**

DSA

ONLINE COURSE



~~₹4,999~~
₹1,999

Register Now



Batch starts from **4th May 2019**



GEEKS CLASSES

Classroom Program on DSA in NOIDA

~~₹14,999~~
₹10,000

Register Now



Most popular articles

[Must Do Coding Questions for Companies like Amazon, Microsoft, Adobe, ...](#)

[Initialize an ArrayList in Java](#)

[Sort elements by frequency | Set 5 \(using Java Map\)](#)

[Design a data structure for LRU Cache](#)

[Understanding The Coin Change Problem With Dynamic Programming](#)

Most visited in Computer Organization & Architecture

[Memory Hierarchy Design and its Characteristics](#)

[Logical vs Physical Address in Operating System](#)

[Computer Organization | ALU and Data Path](#)



DSA
ONLINE COURSE

Starting from **6th May 2019**

~~₹4,999~~
₹1,999

Register Now

The advertisement features a dark blue background with a glowing laptop in the center. The laptop screen displays a network diagram with a play button icon. The text 'DSA ONLINE COURSE' is prominently displayed at the top in large white letters. Below it, the start date 'Starting from 6th May 2019' is written. A price tag shows a discount from ₹4,999 to ₹1,999. A 'Register Now' button is located to the left of the laptop. The background is decorated with circuit-like patterns and a small logo in the bottom right corner.

GeeksforGeeks

A computer science portal for geeks

5th Floor, A-118,
Sector-136, Noida, Uttar Pradesh - 201305
feedback@geeksforgeeks.org

COMPANY

[About Us](#)
[Careers](#)
[Privacy Policy](#)
[Contact Us](#)

LEARN

[Algorithms](#)
[Data Structures](#)
[Languages](#)
[CS Subjects](#)
[Video Tutorials](#)

PRACTICE

[Company-wise](#)
[Topic-wise](#)
[Contests](#)
[Subjective Questions](#)

CONTRIBUTE

[Write an Article](#)
[Write Interview Experience](#)
[Internships](#)
[Videos](#)