9G

Algo ▼

DS ▼

Interview ▼

Languages ▼

Q

GATE ▼

CS Subjects ▼

GBlog

Quizzes ▼

Practice

Puzzles

Operating System | Page Table Entries

Functions of Operating System

Preemptive and Non-Preemptive Scheduling

Memory Hierarchy Design and its Characteristics

Differences between IPv4 and IPv6

DBMS | Categories of End Users

Operating System | Kernel I/O Subsystem (I/O System)

Introduction to basic Networking terminology

Fixed (or static) Partitioning in Operating System

What are the differences between HTTP, FTP, and SMTP?

C++ Program to concatenate two strings using Operator Overloading

Variable (or dynamic)
Partitioning in Operating
System

Non-Contiguous Allocation in Operating System

Operating System | Privileged and Non-Privileged Instructions

Computer Organization | Horizontal microprogrammed Vs Vertical micro-programmed control unit

Computer Organization | RAM vs ROM

Theory of computation | Halting Problem

CPU Scheduling | Longest Remaining Time First (LRTF) Program

Hardwired Vs Microprogrammed Control unit | Set 2

Difference between Stop and Wait, GoBackN and Selective Repeat

Operating System | File Access Methods

Best College Prediction based on GATE CS All India Rank (AIR)/Score

Computer Organization |

Operating System | Memory management - mapping virtual address to physical addresses

Students ▼

Memory consists of large array of words or arrays, each of which has address associated with it. Now the work of CPU is to fetch instructions from the memory based program counter. Now further these instruction may cause loading or storing to specific memory address.

Address binding is the process of mapping from one address space to another address space. Logical address is address generated by CPU during execution whereas Physical Address refers to location in memory unit(the one that is loaded into memory). Note that user deals with only logical address(Virtual address). The logical address undergoes translation by the MMU or address translation unit in particular. The output of this process is the appropriate physical address or the location of code/data in RAM.

An address binding can be done in three different ways:

Compile Time - If you know that during compile time where process will reside in memory then absolute address is generated i.e physical address is embedded to the executable of the program during compilation. Loading the executable as a process in memory is very fast. But if the generated address space is preoccupied by other process, then the program crashes and it becomes necessary to recompile the program to change the address space.

Load time - If it is not known at the compile time where process will reside then relocatable address will be generated. Loader translates the relocatable address to absolute address. The base address of the process in main memory is added to all logical addresses by the loader to generate absolute address. In this if the base address of the process changes then we need to reload the process again.

Execution time- The instructions are in memory and are being processed by the CPU. Additional memory may be allocated and/or deallocated at this time. This is used if process can be moved from one memory to another during execution(dynamic linking-Linking that is done during load or run time). e.g – Compaction.

MMU(Memory Management Unit)-

The run time mapping between Virtual address and Physical Address is done by hardware device known as MMU.

In memory management, Operating System will handle the processes and moves the processes between disk and memory for execution . It keeps the track of available and used memory.

Instruction-execution cycle Follows steps:

- 1. First instruction is fetched from memory e.g. ADD A,B
- 2. Then these instructions are decoded i.e., Addition of A and B $\,$
- 3. And further loading or storing at some particular memory location takes place.

Basic Hardware

As main memory and registers are built into processor and CPU can access these only. So every instructions should be written in direct access storage devices.

- 1. If CPU access instruction from register then it can be done in one CPU clock cycle as registers are built into CPU.
- 2. If instruction resides in main memory then it will be accessed via memory bus that will take lot of time. So remedy to this add fast memory in between CPU and main memory i.e. adding cache for transaction.
- 3. Now we should insure that process resides in legal address.
- 4. Legal address consists of base register(holds smallest physical address) and limit register(size of range).

For example:



Most popular in GATE CS

Memory based Vs Register based addressing modes

Theory of Computation | Applications of various Automata

Operating System | Structures of Directory

Arden's Theorem and Challenging Applications | Set 2

Difference between Byte Addressable Memory and Word Addressable Memory

Most visited in Operating Systems

Deadlock, Starvation, and Livelock

ALU and Data Path

Computer Organization | Read and Write operations in memory

CPU Scheduling | Longest Remaining Time First (LRTF) algorithm

Gate 2019 Mock Test | Geeksforgeeks Sudo-GATE

The Problem of redundancy in Database

Computer Organization | Locality of Reference and Cache Operation

Operating System | Memory Interleaving

PDNF and PCNF in Discrete Mathematics



Base register = 300040 limit register = 120900 then legal address = (300040+120900)= 420940(inclusive). legal address = base register+ limit register


How processes are mapped from disk to memory

- 1. Usually process resides in disk in form of binary executable file.
- 2. So to execute process it should reside in main memory.
- 3. Process is moved from disk to memory based on memory management in use.
- 4. The processes waits in disk in form of ready queue to acquire memory.

Procedure of mapping of disk and memory

Normal procedure is that process is selected from input queue and loaded in memory. As process executes it accesses data and instructions from memory and as soon as it completes it will release memory and now memory will be available for other processes.

MMU scheme -



- 1. CPU will generate logical address for eg: 346
- 2. MMU will generate relocation register(base register) for eg:14000
- 3. In Memory physical address is located eg:(346+14000= 14346)

Reference and Image Source:

https://users.dimi.uniud.it/~antonio.dangelo/OpSys/materials/Operating_System_C oncepts.pdf

This article is contributed by **Vaishali Bhatia**. If you like GeeksforGeeks and would like to contribute, you can also write an article using contribute. geeksforgeeks.org or mail your article to contribute@geeksforgeeks.org. See your article appearing on the GeeksforGeeks main page and help other Geeks.

Please write comments if you find anything incorrect, or you want to share more information about the topic discussed above.

Recommended Posts:

Logical vs Physical Address in Operating System

Virtual Memory | Operating System

Operating System | Requirements of memory management system

Operating System | Overlays in Memory Management

Operating System | Program for Next Fit algorithm in Memory Management

Operating System | Memory Management | Partition Allocation Method

Operating System | Buddy System - Memory allocation technique

Operating System | Free space management

Operating System | Process Management | CPU Scheduling

Operating System | Process Management | Introduction

Operating System | Process Management | Deadlock Introduction

Operating System | Memory Interleaving

Operating System | Peterson's Algorithm (Using processes and shared memory)

Operating System | Secondary memory - Hard disk drive

Virtual Memory | Questions

Improved By: NEERAJ NEGI

Logical vs Physical Address in Operating System


Operating System | Boot Block

Message based Communication in IPC (inter process communication)

Get/Set process resource limits in C



Advertise Here



Previous Next

Operating Operating

System | Semaphores in operating System | Peterson's Algorithm (Using system processes and shared memory)

Writing code in comment? Please use ide.geeksforgeeks.org, generate link and share the link here.

Share this post!

GeeksforGeeks A computer science portal for geeks

5th Floor, A-118, Sector-136, Noida, Uttar Pradesh - 201305 feedback@geeksforgeeks.org COMPANY

About Us Careers Privacy Policy Contact Us LEARN

Algorithms
Data Structures
Languages
CS Subjects
Video Tutorials

PRACTICE

Company-wise Topic-wise Contests Subjective Questions CONTRIBUTE

Write an Article Write Interview Experience Internships Videos