

MULTIPLE CHOICE QUESTIONS (MCQ's)

For Online Examination (Phase I & II - 50 Marks)

MICROPROCESSOR

Second Year Degree Course In COMPUTER ENGINEERING (Sem - II)

Includes

* Sample Ques. Papers for Online Exams (50 Marks)

UDAY C. PATKAR ROMA A. KUDALE VINA M. LOMATE PARTH SAGAR

www.pragationline.com www.facebook.com/niralibooks



A BOOK OF

MULTIPLE CHOICE QUESTIONS (MCQ'S)

FOR ONLINE (50 Marks) EXAMINATION (PHASE – I & II)

MICROPROCESSOR

SECOND YEAR DEGREE COURSE IN COMPUTER ENGINEERING

Strictly According to New Revised Credit System Syllabus of Savitribai Phule Pune University

(w.e.f June 2016)

UDAY C. PATKAR

M.E. (IT)
Assistant Prof. & Head,
Comp. Engg. Deptt.
Bharati Vidyapeeth's Group of
Institutes Technical Campus,
College of Engineering,
Lavale, Pune – 43

VINA M. LOMATE

ME (Comp. Engg.) Assistant Prof. & Head, Comp. Engg. Deptt. R.M.D. Sinhgad School of Engg. Warje, Pune.

ROMA A. KUDALE

ME (CN)
Assistant Prof.,
Comp. Engg. Deptt.
Sinhgad Tech. Edu. Society's
Smt. Kashibai Navale,
College of Engineering,
Vadgaon (Bk), Pune.

PARTH SAGAR

ME (Comp. Engg.)
Assistant Prof.,
Comp. Engg. Deptt.
R.M.D. Sinhgad School of Engg.
Warje, Pune.

Price ₹ 50.00



N3909

MICROPROCESSOR (SE COMPUTER)

First Edition January 2017 Authors

The text of this publication, or any part thereof, should not be reproduced or transmitted in any form or stored in any computer storage system or device for distribution including photocopy, recording, taping or information retrieval system or reproduced on any disc, tape, perforated media or other information storage device etc., without the written permission of Authors with whom the rights are reserved. Breach of this condition is liable for legal action.

Every effort has been made to avoid errors or omissions in this publication. In spite of this, errors may have crept in. Any mistake, error or discrepancy so noted and shall be brought to our notice shall be taken care of in the next edition. It is notified that neither the publisher nor the authors or seller shall be responsible for any damage or loss of action to any one, of any kind, in any manner, therefrom.

Published By: Printed By **Polyplate NIRALI PRAKASHAN** SHREE OM PRINTERS PVT. LTD

Abhyudaya Pragati, 1312, Shivaji Nagar,

Off J.M. Road, Pune - 411005 Tel - (020) 25512336/37/39, Fax - (020) 25511379

Email: niralipune@pragationline.com

Survey No. 28/25, Dhayri Near Pari Company

PUNE - 411 041

Tel - (020) 24690371

☞ DISTRIBUTION CENTRES

Nirali Prakashan : 119, Budhwar Peth, Jogeshwari Mandir Lane, Pune 411002, Maharashtra

Tel: (020) 2445 2044, 66022708, Fax: (020) 2445 1538

Email: bookorder@pragationline.com, niralilocal@pragationline.com

Nirali Prakashan S. No. 28/27, Dhyari, Near Pari Company, Pune 411041

Tel: (020) 24690204 Fax: (020) 24690316

Email: dhyari@pragationline.com, bookorder@pragationline.com

MUMBAI

Nirali Prakashan 385, S.V.P. Road, Rasdhara Co-op. Hsg. Society Ltd.,

Girgaum, Mumbai 400004, Maharashtra

Tel: (022) 2385 6339 / 2386 9976, Fax: (022) 2386 9976

Email: niralimumbai@pragationline.com

ISTRIBUTION BRANCHES

JALGAON

Nirali Prakashan 34, V. V. Golani Market, Navi Peth, Jalgaon 425001,

Maharashtra, Tel: (0257) 222 0395, Mob: 94234 91860

KOLHAPUR

Nirali Prakashan New Mahadvar Road, Kedar Plaza, 1st Floor Opp. IDBI Bank

Kolhapur 416 012, Maharashtra, Mob : 9850046155

NAGPUR

Pratibha Book Distributors: Above Maratha Mandir, Shop No. 3, First Floor,

Rani Jhanshi Square, Sitabuldi, Nagpur 440012, Maharashtra

Tel: (0712) 254 7129

DELHI

Nirali Prakashan : 4593/21, Basement, Aggarwal Lane 15, Ansari Road, Daryaganj

Near Times of India Building, New Delhi 110002

Mob: 08505972553

BENGALURU

Pragati Book House : House No. 1, Sanjeevappa Lane, Avenue Road Cross,

Opp. Rice Church, Bengaluru – 560002.

Tel: (080) 64513344, 64513355, Mob: 9880582331, 9845021552

Email:bharatsavla@yahoo.com

CHENNAI

Pragati Books • 9/1, Montieth Road, Behind Taas Mahal, Egmore,

Chennai 600008 Tamil Nadu, Tel: (044) 6518 3535, Mob: 94440 01782 / 98450 21552 / 98805 82331,

Email: bharatsavla@yahoo.com

niralipune@pragationline.com | www.pragationline.com

Also find us on $oxdot{f f}$ www.facebook.com/niralibooks

Dear Students,

It gives us great pleasure to present to you a **Separate Multiple**

Choice Questions. (MCQ's) Book which is written by Experienced and

Eminent Professors and Published by Nirali Prakashan, Pune.

In this New "MCQ's book", we have given large number of

Multiple Choice Questions (MCQ's) on first four units with Answers.

also, we Includes, Sample Question Papers for Online Examination

Phase I and II for practice.

This "MCQ's Book" is a quaranteed way for you to score a

maximum of 50 marks in the University Online Examination, because,

all the MCQs are as per University Question Format, so we are

confident that, you will find our "MCQ's Book" will very useful and

effective in scoring in your University Online Examination.

Happy Studying and Good Luck!

... Nirali Prakashan

CONTENTS

Uni	it I :	80386DX-Basic Programming Model And Applications	
		Instruction Set	1.1-1.12
Uni	it II :	Systems Architecture and Memory Management	2.1-2.6
Uni	it III	: Protection and Multitasking	3.1-3.12
Uni	it IV	: Input-Output, Exceptions and Interrupts	4.1-4.16
•	Sam	ple Question Papers for Online Exam. Phase I (Unit I & II)	P.1 – P.5
•	Sam	ple Question Papers for Online Exam. Phase II (Unit III & IV) P.6 – P.10



Unit I

80386DX-BASIC PROGRAMMING MODEL AND APPLICATIONS INSTRUCTION SET

	MULTIPLE CHO	ICE	QUESTIONS		
1.	The memory management of 80386 su	uppor	ts		
	(a) virtual memory(c) four level of protection	(b)	paging		
		(d)	all of above		
	Answer : d				
2.	The number of debug registers that a and control is	are av	ailable in 80386, fo	or ha	rdware debugging
	(a) 2 (b) 4	(c)	8	(d)	16
	Answer: c				
3.	Operating Frequency of 80386DX is				
	(a) 12 MHz and 20 MHz	` '	20MHz and 33 M	Hz	
	(c) 32 MHz and 12 MHz	(d)	all of above		
	Answer: b				
4.	Which of the unit is not the part of the				
	(a) Central Processing Unit		, .	ment	Unit
	(c) Bus Interface Unit	(d)	None		
	Answer : d				
5.	80386 support which type of descriptor			ng?	
	(a) TDS (b) ADT	(c)	GDT	(d)	MDS
	Answer : c				
6.	The Unit that increases the speed of al		•	ion is	<u> </u>
	(a) Memory management unit				
	(c) instruction unit	(a)	barrel Shifter		
7	Answer: d	tc of			
7.	The memory management unit consist (a) segmentation unit		—– paging unit		
	(c) segmentation and paging unit				
	Answer: c	(u)	Hone		
8.	The unit that organizes the physical	mem	orv. in terms of pa	ages	of 4 KB size each
	is		J, p	-9	
	(a) segmentation unit	(b)	execution unit		
	(c) paging unit		instruction unit		
	Answer: c				

9.	Pag	ing unit works under the control of		
	(a)	memory management unit		segmentation unit
	(c)		(d)	instruction unit
10	_	swer: b		
10.	The	<u> </u>	J, to	fetch a data word for the coprocessor
		READY (b) NMI	(c)	HLDA (d) PEREQ
	Ans	swer : d		
11.		central processing unit has a sub-d		
		,		memory unit and ALU
		execution unit and instruction unit	(d)	execution unit and memory unit
		swer : c		
12.	The	unit that is used for handling data,	and	calculate offset address is
	(a)	memory management unit	(b)	execution unit
	(c)	instruction unit	(d)	bus interface unit
	Ans	swer : b		
13.			es, re	ceived from the 16-byte instruction code
	•	ue is		
		memory management unit		execution unit
	(c)	instruction unit	(d)	barrel shifter
		swer : c		
14.		segmentation unit allows		
		_		use of segment address components
		use of offset address components	(d)	all of the mentioned
	_	swer : d		
15.		unit that provides a four level prote inst application program is	ectio	n mechanism, for system's code and data
	(a)	central processing unit	(b)	segmentation unit
	(c)	bus interface unit	(d)	none of the mentioned
	Ans	swer : b		
16.	The	unit that has a prioritizer to resolve	the	priority of the various bus requests is
	(a)	bus sizing unit	(b)	data buffer
	(c)	bus control unit	(d)	execution unit
	Ans	swer : c		
17.	The	unit that interfaces the internal data	a bus	-
	(a)	bus sizing unit	(b)	
	(c)	bus control unit	(d)	execution unit
	Ans	swer : b		

18.	. The unit that drives the bus enable and add (a) bus sizing unit (b)	3
	(c) address driver (d)	3
	Answer: c	
19.	. Which of the following pin when activated, a	allows address pipelining?
	<u> </u>	NA
	• • • • • • • • • • • • • • • • • • • •	none of the mentioned
	Answer : b	
20.	. The signal that is used to insert WAIT states	in a bus cycle in 80386 is
	_	READY (d) PEREQ
	Answer : c	
21.	. The pipeline and dynamic bus sizing units h	andle
	(a) data signals (b)	address signals
	(c) control signals (d)	all of the mentioned
	Answer : c	
22.	. The instructions available in the 80386 that	are not available in its real address mode
	is	
	(a) addressing techniques	
	(b) instructions for protected address mod	e
	(c) instructions for interrupt handling	
	(d) all of the mentioned	
22	Answer: b	
23.	. The unit that is disabled in real address mod	
	(a) central processing unit (b)	, 3
	(c) paging unit (d) Answer: c	bus control unit
		real address made
24	Explanation : The paging unit is disabled in To form a physical memory address, approp	
2 4 .	(a) shifted by left by 4 positions	nate segment register contents are
	(b) added to 16-bit offset address	
	(c) operated using one of addressing mod	es
	(d) all of the mentioned	C3
	Answer: d	
25.		
	(a) overlapped	
	(b) non-overlapped	
	(c) either overlapped or non-overlapped	
	(d) none of the mentioned	
	Answer : c	
	Explanation : The segments in 80386 rea	I mode are may be overlapped or non-
	overlapped.	, , , , , , , , , , , , , , , , , , , ,

26.	i. The operation that can be performed on se	gments in 80386 real mode is
	•	write
	(c) execute (d)	all of the mentioned
	Answer : d	
27.	'. The selectors contain the segment's	
	(a) segment limit (b)	base address
	(c) access rights byte (d)	all of the mentioned
	Answer : d	
28.	3. The linear address is calculated by	
	(a) effective address + segment base add	
	(b) effective address – segment base add	ress
	(c) effective address + physical address(d) effective address - physical address	
	Answer: a	
29	 If the paging unit is enabled, then it conver 	ts linear address into
23.		physical address
		none of the mentioned
	Answer: b	
30.	. If the paging unit is disabled, then the linea	ar address is used as
	(a) effective address (b)	physical address
		none of the mentioned
	Answer : b	
31.	The paging unit is enabled only in	
		addressing mode
		none of the mentioned
22	Answer: c	206 can address the virtual mamory of
52.	2. For a single task in protected mode, the 80 (a) 32 GB (b) 64 MB (c)	32 TB (d) 64 TB
	(a) 32 GB (b) 04 MB (c) Answer: d	32 IB (u) 04 IB
22	Which addressing mode execute its instru	ctions within CPII without the necessity of
JJ.	reference memory for operands?	ctions within Cro without the necessity of
	,	Immediate Mode
	(c) Direct Mode (d)	
	Answer: d	Register Mode
34.		ct - addressing mode with an exception of
J		specification of second byte in terms of
	8 low - order bits of memory address?	
	(a) Present - page Addressing (b)	Zero - page Addressing
	(c) Relative Addressing (d)	
	Answer : b	

35.	Hov	v is the effect	tive ac	dress of	base-reg	jistei	calculated	?		
	(a) By addition of index register contents to the partial address in instruction									
	(b) By addition of implied register contents to the partial address in instruction									
	(c)	By addition	of in	dex regist	er conte	nts t	to the comp	lete addres	ss in instruc	tion
	(d)	By addition	of im	plied reg	ister con	itent	s to the con	nplete addı	ess in instru	uction
	Ans	wer : a		. 3				•		
36.	Whi	ich register h	olds t	he addre	ss for a	stack	k whose val	ue is suppo	sed to be	directed
	at tl	he topmost p	ositio	n?						
	(a)	Stack Point	er			(b)	Stack Regi	ister		
	(c)	Both a and	b			(d)	None of th	ne above		
	Ans	wer : a								
37.	The	instructions	based	d on the	stack op	erat	ions are als	so known a	s 'zero ado	lress' or
	'imp	The instructions based on the stack operations are also known as 'zero address' or 'implied instructions', because								
	(a)	address ge	ts upo	lated auto	omatical	ly in	stack pointe	er		
	(b)	processor o	an re	fer a men	nory stac	k wi	thout specif	ying the ac	ldress	
	(c) both a and b									
	(d) none of the above									
	Ans	swer : c								
38.	What is another name of memory stack especially given for the fundamental function									
	performed by it?									
	(a)	Last-in-first	t-out ((LIFO)		(b)	First-in-las	st-out (FILC)	
	(c)	First-in-firs	t-out	(FIFO)		(d)	Last-in-las	t-out (LILO)	
	Ans	swer : a								
39.	Wha	at does the	last ir	nstruction	of each	n sul	proutine that	at transfer	the contro	I to the
	inst	ruction in the	e callir	ng progra	m with t	emp	orary addre	ss storage	, called as?	
	(a)	jump to su	brouti	ne		(b)	branch to	subroutine		
	(c)	return from	ı subr	outine		(d)	call subrou	utine		
	Ans	swer : c								
40.	The	mnemonic t	hat is	placed be	efore the			ration is pe	rformed is	
	(a)	AAA	(b)	AAS		(c)	AAM	(d)	AAD	
	Ans	swer : d								
41.	The	Carry flag is	undet	fined afte	r perforn	ning	the operati	on		
	(a)	AAA	(b)	ADC		(c)	AAM	(d)	AAD	
	Ans	swer : d								
42.	The	instruction t	hat pe	erforms lo	gical AN	ID o	peration and	d the result	of the ope	ration is
	not	available is								
	(a)	AAA	(b)	AND		(c)	TEST	(d)	XOR	
	Ans	swer : c								

43.	In the RCL instruction, the contents of the destination operand undergoes function as (a) carry flag is pushed into LSB and MSB is pushed into carry flag (b) carry flag is pushed into MSB and LSB is pushed into carry flag (c) auxiliary flag is pushed into LSB and MSB is pushed into carry flag									
	(d) parity flag is pushed into MSB and LSB is pushed into carry flag									
11	Answer : a The instruction that is	used as prefix to	o an	instruction to ever	cuta	it repeatedly until				
77.	the CX register become	•	o an	instruction to exe	cute	it repeatedly dritti				
	(a) SCAS (b)		(c)	CMPS	(d)	STOS				
	Answer : b									
45.	Match the following									
		_		by content of a str	_					
		_	-	tes stored in source						
	(c) SCAS (3)	compares two stored in CX reg		gs of bytes or w	ords	whose length is				
	(d) LODS (4)	scans a string of	byte	es or words						
	(a) a-3,b-4,c-2,d-1		٠, ,	a-2,b-1,c-4,d-3						
	(c) a-2,b-3,c-1,d-4		(d)	a-2,b-3,c-4,d-1						
4.6	Answer : d									
46.	The instructions that ar the main program after				prog	gram and return to				
	(a) CALL, JMP (b)	JMP, IRET	(c)	CALL, RET	(d)	JMP, RET				
	Answer : c									
47.	The instruction that unaddress is	conditionally trar	nsfer	s the control of exe	ecutio	on to the specified				
	(a) CALL (b)	JMP	(c)	RET	(d)	IRET				
	Answer : b									
48.	NOP instruction introdu									
		Delay	(c)	Memory location	(d)	None				
	Answer: b									
49.	Which of the following					FCC				
	(a) HLT (b)	CLC	(C)	LOCK	(a)	ESC				
EΩ	Answer: b	h tha processor	hac	highest priority	man	a all the outernal				
50.	The interrupt for whic interrupts is	·			imon	ig all the external				
	(a) keyboard interrup	t	` '	TRAP						
	(c) NMI		(d)	INT						
	Answer : c									

51.		interrupt for wh	nich the	processor	has	highest	priority	among	all the	inte	rnal
	(a)	keyboard interru	ıpt		(b)	TRAP					
	(c)	NMI			(d)	INT					
	Ans	wer : b									
52.	In ca	ase of string instr	uctions, t	he NMI in	terru	ıpt will be	served	only afte	er		
	(a)	initialisation of s	tring		(b)	execution	n of som	ne part o	f the s	tring	
	(c)	complete string	is manipı	ulated	(d)	the occu	rrence o	f the inte	errupt		
	Ans	wer : c									
53.	The	NMI pin should r	emain hi	gh for atle	east						
	(a)	4 clock cycles			(b)	3 clock c	ycles				
	(c)	1 clock cycle			(d)	2 clock c	ycles				
	Ans	wer : d									
54.	The	INTR signal can b	e maske	d by reset	ting	the					
	(a)	TRAP flag			(b)	INTERRU	PT flag				
	(c)	MASK flag			(d)	DIRECTIO	ON flag				
	Ans	wer : b									
55.	For	the INTR signal, t	o be resp	onded to	in t	he next ir	nstructio	n cycle,	it mus	t go _	
		ne last clock cycle		ırrent inst							
			low		(c)	high or lo	WC	(d) ui	nchang	jed	
F.6	_	wer: a	dina into	rrunto io o	·hocl	rad at					
56.		status of the pen the end of main	_				of all the	interrur	nts ava	cutad	
		the beginning of						-			
		wer : d	,		(-)				- , -		
57.	Onc	e the processor re	esponds ⁻	to an INTI	R sig	nal, the IF	is autor	matically			
	(a)	set (b)	reset		(c)	high		(d) lo	W		
	Ans	wer : b									
58.		e pin LOCK (acti								LE pu	ulse,
		till the start of th	ne next m	nachine cy		•	OCK (acti	ve low) i	is		
	(a) (c)	low low or high			(b) (d)	high none of t	the men	tioned			
	. ,	wer:a			(u)	none or i	ine men	lioned			
59.		n the trailing edg	e of the	LOCK (ac	tive	low), the	INTA (ad	ctive low	v) goes	low	and
		ains in it for		(- //	\		, 9		
	(a)	0 clock cycle			(b)	1 clock c	ycle				
	(c)	2 clock cycles			(d)	3 clock c	ycles				
	Ans	wer : c									

60.	The	80386DX is a	proc	essor that suppo	rts					
	(a)	8-bit data op	eran	d	(b)	16-bit data operand				
	(c)	32-bit data o	pera	nd	(d)	all of the mention	ed			
	Ans	wer : d								
61.	The	80386DX has	an a	ddress bus of						
	(a)	8 address line	es		(b)	16 address lines				
	(c)	32 address lir	nes		(d)	64 address lines				
	Ans	wer : c								
62.	The	number of de	bug	registers that ar	e av	ailable in 80386, fo	or ha	rdware	debug	ging
		control is		3						, ,
	(a)	2	(b)	4	(c)	8	(d)	16		
	Ans	wer : c			, ,					
63.	803	86DX is availal	ole ir	n a grid array pac	kage	e of				
		64 pin		128 pin	_	132 pin	(d)	142 pi	n	
		wer : c	` ,	•	` ,	'	` ,	•		
64.	The	80386 in its	pro	tected mode, in	its	virtual mode of o	pera	ition, c	an run	the
		lications of	'				•			
	(a)		(b)	80286	(c)	80287	(d)	80387		
	Ans	wer:a	, ,		, ,					
65.	The	80386 in prot	ecte	d mode, supports	all s	oftware written for	-			
	(a) 8086 and 80287					80286 and 80287				
	(c)	80287 and 80	387		(d)	80286 and 8086				
	Ans	wer : d								
66.	The	32-bit contro	l reg	ister, that is used	d to	hold global machi	ne st	atus, in	depen	dent
	of th	ne executed ta	sk is			-			•	
	(a)	CR0			(b)	CR2				
	(c)	CR3			(d)	all of the mention	ed			
	Ans	wer : d								
67.	The	descriptor tab	le th	at the 80386 sup	port	s is				
	(a)	GDT (Global o	desc	riptor table)	(b)	IDT (Interrupt des	cript	or table	e)	
	(c)	LDT (Local de	escrip	otor table)	(d)	TSS (Task state se	gmei	nt desci	riptor)	
	(e)	all of the mer	ntion	ied						
	Ans	wer : e								
68.	The	registers that	are t	ogether, known a	as sy	stem address regis	ters a	are		
	(a)	GDTR and ID	TR		(b)	IDTR and LDTR				
	(c)	TR and GDTR			(d)	LDTR and TR				
	Ans	wer:a								
69.	Whi	ch of the follo	wing	ງ is a system segr	nent	register?				
	(a)	GDTR			(b)	LDTR				
	(c)	IDTR			(d)	none of the ment	ioned	t		
	Ans	wer : b								

70.	The test register(s) that is provided by 803 (a) test control registers	86 for page cacheing is
	(b) page cache registers	
	(c) test control and test status registers	
	(d) test control and page cache registers	
	Answer: c	
71.	. Among eight debug registers, DR0-DR7, t	ne registers that are reserved by Intel are
	(a) DR0, DR1, DR2 (b) DR4, DR5
) DR5, DR6, DR7
	Answer : b	
72.	. The registers that are used to store four p	program controllable break point addresses
	are	
) DR6-DR7 (d) DR0-DR3
72	Answer: d	
75.	. The register DR6 hold (a) break point status	
	(b) break point status (b) break point control information	
	(c) break point status and break point co	entrol information
	(d) none of the mentioned	
	Answer: a	
74.	. The flag bits that indicate the privilege lev	el of current IO operations are
	(a) virtual mode flag bits (b) IOPL flag bits
	(c) resume flag bits (d) none of the mentioned
	Answer : b	
75.	. The registers that are not available for pro	
	· · ·) instruction pointers
	(c) segment descriptor registers (d) flag registers
7.0	Answer: c	() () () () ()
/6.	. Which of the following is not a scale facto	_
	(a) 2 (b) 4 (c) Answer: c) 6 (d) 8
77	. Contents of an index register are multip	lied by a scale factor that may be added
//.	further to get the operand offset in	nied by a scale factor that may be added
) scaled indexed mode
	• •) none of the mentioned
	Answer: b	,
78.	. Contents of an index register are multiplie	ed by a scale factor and then added to base
	register to get the operand offset in	
	` ') scaled indexed mode
) none of the mentioned
	Answer: a	

79.	. In based scaled indexed mode with displacement mode, the contents of an index register are multiplied by a scale factor and are added to							
	_	base register		by a scale factor		displacement		
	(c)	_		displacement		none of the ment	tione	4
	` ,	swer : c	una	displacement	(u)	Horic of the men	cionic	u .
80			teme	ent of ALP is an ex	amn	le of MOV EBX, [EI	DX*41	[FCX]
00.	(a)	base scaled i			arrip	ic of file v EbA, [El	יי אכ	[LCA]
	` ,	scaled index						
	` '	indexed mod						
	` '			exed mode with o	lispla	cement mode		
		swer : a			- 1			
81.	The	following st	atem	ent is an examp	ole o	f MOV EBX. LIST	ſESI*	2] MUL ECX, LIST
	[EBI	_				,	•	
	(a)	base scaled i	ndex	red mode				
	(b)	scaled index	ed m	ode				
	(c)	indexed mod	de					
	(d)	based scaled	l inde	exed mode with o	lispla	cement mode		
	Ans	swer : b						
82.	Bit f	field can be de	efine	d as a group of				
	(a)	8 bits	(b)	16 bits	(c)	32 bits	(d)	64 bits
	Ans	swer : c						
83.	The	maximum ler	igth	of the string in a	bit st	ring of contiguous	s bits	is
	(a)	2 MB	(b)	4 MB	(c)	2 GB	(d)	4 GB
	Ans	swer : c						
84.	The	integer word	is de	efined as				
	(a)	signed 8-bit			(b)	unsigned 16-bit o		
	(c)	signed 16-bi	t dat	a	(d)	signed 32-bit dat	a	
		swer : c						
85.		6-bit displaceı des is	ment	that references a	a me	mory location usin	ig any	of the addressing
	(a)	pointer	(b)	character	(c)	BCD	(d)	offset
	Ans	swer : d						
86.	A d	ecimal digit ca	an be	represented by				
	(a)	unsigned int	eger		(b)	signed integer		
	(c)	unpacked BO	D		(d)	packed BCD		
	Ans	swer : c						

Microprocessor



Publisher: Nirali Prakashan

Author: Uday C. Patkar, Roma A. Kudale, Vina M. Lomate, Parth Sagar

Type the URL: http://www.kopykitab.com/product/20741



Get this eBook