Birla Vishvakarma Mahavidyalaya Engineering Collage (An Autonomous Institution)



Subject: - Digital System Design (3EL42)

Prof. Chintan Patel

Name: - Shrey Shah

ID Number: - 21EL080

Division: - 11

Year: - 2023-24

Branch: - Electronic

Assignment 1


Q-1 Write a Verilog code for 2*4 decoder.

VERILOG CODE:

```
1
       module decoder_24(
 2
           input [1:0] x,
 3
           output reg [3:0] y
 4
           );
 5
 6
              always @ (*)
 7
            begin : mux
            y=4'b0000;
 8
 9
            case(x)
10
            2'b00 : y[0] = 1'b1;
11
            2'b01 : y[1] = 1'b1;
12
13
            2'b10 : y[2] = 1'b1;
14
            2'b11 : y[3] = 1'b1;
15
16
            endcase
17
            end
18
19
       endmodule
```

```
1
       module decoder_24_tb;
       reg [1:0]x;
 4
        wire [3:0]y;
       decoder_24 uut(x,y);
 8
        initial begin
             $monitor(\$time \mid "x0= \%b \mid x1= \%b \mid y1= \%b \mid y2= \%b \mid y3= \%b \mid y4= \%b \mid ,x[0],x[1],y[1],y[2],y[3],y[4]);
10
11
13
         //y = 4'b0000;
14
          // decoder_24 uut(x,y);
15
           // y =4'b0000;
16
17
          #10 x[0]=0 ;x[1]=0;
          #10 x[0]=0 ;x[1]=1;
19
20
           #10 x[0]=1 ;x[1]=0;
21
           #10 x[0]=1 ;x[1]=1;
22
23
           end
24
          initial begin
25
26
           $dumpfile("dump.vcd");
27
28
            $dumpvars(0);
29
30
           end
31
       endmodule
```

OUTPUT:



Q-2 Write a Verilog code for full subtractor.

VERILOG CODE:

```
module full_subtractor(
 1
 2
            input x,
 3
            input y,
            input z,
 4
            output diff,
 5
            output borrow
 6
 7
            );
 8
            assign diff = x^y^z;
 9
            assign borrow = \sim x^y \mid \sim x^z \mid y^z;
10
        endmodule
11
```

```
module full_subractor_tb;
2
3
      reg x,y,z;
       wire diff,borrow;
       initial begin
          monitor(time | "x = %b | y = %b | z = %b | diff = %b | borrow = %b ",x,y,z,diff,borrow);
9
10
12
       full_subtractor uut(x,y,z,diff,borrow);
13
15
      initial begin
16
17
         #000 x=0; y=0; z=0;
18
         #100 x=0; y=0; z=1;
         #100 x=0; y=1; z=0;
19
         #100 x=0; y=1; z=1;
20
        #100 x=1; y=0; z=0;
22
        #100 x=1; y=0; z=1;
23
         #100 x=1; y=1; z=0;
         #100 x=1; y=1; z=1;
25
26
        #100 $finish;
27
28
29
      initial begin
30
         $dumpfile("dump.vcd");
32
        $dumpvars(0);
33
35
      end
```

OUTPUT:

```
At time 0: a=0 b=0, Bin=0, difference=0, borrow=0 At time 1: a=0 b=0, Bin=1, difference=1, borrow=1 At time 2: a=0 b=1, Bin=0, difference=1, borrow=1 At time 3: a=0 b=1, Bin=1, difference=0, borrow=1 At time 4: a=1 b=0, Bin=0, difference=1, borrow=0 At time 5: a=1 b=0, Bin=1, difference=0, borrow=0 At time 6: a=1 b=1, Bin=0, difference=0, borrow=0 At time 7: a=1 b=1. Bin=1, difference=1. borrow=1
```


Q-3 Write a Verilog code for 2-bit comparator.

VERILOG CODE:

```
module comparator_2bit(
 1
 2
            input x1,
 3
            input x0,
 4
            input y1,
            input y0,
 5
 6
            output x_greater_than_y,
 7
            output x_less_than_y,
            output x_equal_to_y
            );
 9
            wire a,b;
10
            assign a=(x1^y1);
11
            assign b=(x0^y0);
12
13
            assign x_greater_than_y = x1*(\sim y1) | (\sim a*x0*(\sim y0));
14
            assign x_less_than_y = (\sim x1)*y1 \mid (\sim a*(\sim x0)*y0);
            assign x_equal_to_y = ~b*~a;
15
16
17
        endmodule
```

```
module comparator_2bit_tb;
                                     reg x0,x1,y0,y1;
    4
                                     wire x_greater_than_y, x_less_than_y,x_equal_to_y;
                                      initial begin
                                                   $monitor($time | "x0 = \%b | x1 = \%b | y0 = \%b | y1 = \%b | x\_greater\_than\_y = \%b | x\_equal\_to\_y = \%b | x = 100 | x 
   8
10
                                       end
11
                                        comparator\_2bit \ uut(x0,x1,y0,y1,x\_greater\_than\_y,x\_less\_than\_y,x\_equal\_to\_y);
12
13
14
                                       initial begin
15
16
17
                                             #000 x0=1'b0; x1=1'b0; y0=1'b0; y1=1'b0;
18
                                            #100 x0=1'b0; x1=1'b1; y0=1'b0; y1=1'b1;
19
                                            #100 x0=1'b1; x1=1'b0; y0=1'b1; y1=1'b0;
                                            #100 x0=1'b1; x1=1'b1; y0=1'b1; y1=1'b1;
20
21
22
                                            #100 $finish;
23
24
                                       end
25
26
                                       initial begin
27
                                           $dumpfile("dump.vcd");
28
                                             $dumpvars(0);
29
30
31
                              endmodule
```

OUTPUT:-




Q-4 Write a Verilog code for 3 bit binary to gray convertor.

VERILOG CODE:

```
module grey_3(
 1
            input a,
 2
            input b,
 3
            input c,
 4
           output x,
 5
           output y,
 6
           output z
 7
            );
 8
 9
            assign x = a;
10
            assign y= a^b;
11
            assign z= b^c;
12
13
14
       endmodule
```

```
1
      module grey_3_tb;
 2
        reg a,b,c;
 4
         wire x,y,z;
 6
        initial begin
 7
              monitor(time | "a = \%b | b = \%b | c = \%b | x = \%b | y = \%b | z = \%b ",a,b,c,x,y,z);
 8
10
          end
11
12
          grey_3 uut(a,b,c,x,y,z);
13
14
          initial begin
15
               #0 a=0; b=0; c=0;
16
17
               #100 a=0; b=0; c=1;
               #100 a=0; b=1; c=0;
18
19
               #100 a=0; b=1; c=1;
               #100 a=1; b=0; c=0;
20
21
               #100 a=1; b=0; c=1;
               #100 a=1; b=1; c=0;
22
               #100 a=1; b=1; c=1;
24
               #100 $finish;
26
          end
28
           initial begin
               $dumpfile("dump.vcd");
30
               $dumpvars(0);
31
32
       endmodule
```

OUTPUT:




Q-5 Write a Verilog code for BCD to excess 3 convertor.

VERILOG CODE:

```
module bcd_excess3(
 1
 2
             input w,
 3
             input x,
             input y,
 5
             input z,
 6
             output a,
             output b,
 7
             output c,
             output d
 9
             );
10
11
             assign a = w \mid (x*y) \mid (x*z);
12
13
             assign b = \sim x*y \mid \sim x*z \mid x*(\sim y)*(\sim z);
             assign c = \sim(y^z);
14
15
             assign d = \sim z;
16
17
        endmodule
```

```
2
                                  module bcd_excess3_tb;
     3
                                                  reg w,x,y,z;
     5
                                                wire a,b,c,d;
     6
                                                initial begin
     7
     8
     9
                                                                         monitor(time \mid w = b \mid x = b \mid y = b \mid z = b \mid a = b \mid b = b \mid c = b \mid d = b
10
 11
                                                           end
 12
13
14
                                             bcd_excess3 uut(w,x,y,z,a,b,c,d);
15
16
                                                initial begin
 17
18
                                                                       #000 w=0; x=0; y=0; z=0;
                                                                   #100 w=0; x=0; y=0; z=1;
19
                                                                   #100 w=0; x=0; y=1; z=0;
21
                                                                      #100 w=0; x=0; y=1; z=1;
22
                                                                       #100 w=0; x=1; y=0; z=0;
23
                                                                       #100 w=0; x=1; y=0; z=1;
24
                                                                      #100 w=0; x=1; y=1; z=0;
                                                                 #100 w=0; x=1; y=1; z=1;
26
                                                                 #100 w=1; x=0; y=0; z=0;
                                                                   #100 w=1; x=0; y=0; z=1;
27
 28
                                                                       #100 $finish;
29
30
                                             end
31
                                           initial begin
32
 33
                                                          $dumpfile("dump.vcd");
 34
                                                                     $dumpvars(0);
35
                                                         end
37 endmodule
```

OUTPUT:-



ı	BVM ENGINEERING COLLEGE	21EL080