

**Birla Vishvakarma Mahavidyalaya**  
**Engineering Collage (An Autonomous Institution)**



**Subject: - Digital System Design (3EL42)**

**Prof. Chintan Patel**

**Name: - Shrey Shah**

**ID Number: - 21EL080**

**Division: - 11**

**Year: - 2023-24**

**Branch: - Electronic**

# Assignment 1

**Q-1 Write a Verilog code for 2\*4 decoder.**

## VERILOG CODE :


```
1  module decoder_24(  
2      input [1:0] x,  
3      output reg [3:0] y  
4  );  
5  
6      always @ (*)  
7      begin : mux  
8          y=4'b0000;  
9          case(x)  
10  
11             2'b00 : y[0] = 1'b1;  
12             2'b01 : y[1] = 1'b1;  
13             2'b10 : y[2] = 1'b1;  
14             2'b11 : y[3] = 1'b1;  
15  
16             endcase  
17         end  
18  
19     endmodule
```

TESTBENCH :

```

1  module decoder_24_tb;
2
3  reg [1:0]x;
4  wire [3:0]y;
5
6  decoder_24 uut(x,y);
7
8  initial begin
9
10     $monitor($time | "x0= %b | x1= %b | y1= %b | y2= %b | y3= %b | y4= %b ",x[0],x[1],y[1],y[2],y[3],y[4]);
11
12 end
13 //y = 4'b0000;
14 // decoder_24 uut(x,y);
15 initial begin
16 // y =4'b0000;
17
18 #10 x[0]=0 ;x[1]=0;
19 #10 x[0]=0 ;x[1]=1;
20 #10 x[0]=1 ;x[1]=0;
21 #10 x[0]=1 ;x[1]=1;
22
23 end
24
25 initial begin
26
27     $dumpfile("dump.vcd");
28     $dumpvars(0);
29
30 end
31
32 endmodule

```

OUTPUT :

**Q-2 Write a Verilog code for full subtractor.****VERILOG CODE :**

```
1    module full_subtractor(  
2        input x,  
3        input y,  
4        input z,  
5        output diff,  
6        output borrow  
7    );  
8  
9        assign diff = x^y^z;  
10       assign borrow = ~x^y | ~x^z | y^z;  
11    endmodule
```

## TESTBENCH :

```
1  module full_subtractor_tb;
2
3      reg x,y,z;
4      wire diff,borrow;
5
6      initial begin
7
8          $monitor($time | "x = %b | y = %b | z = %b | diff = %b | borrow = %b ",x,y,z,diff,borrow);
9
10     end
11
12     full_subtractor uut(x,y,z,diff,borrow);
13
14
15     initial begin
16
17         #000 x=0; y=0; z=0;
18         #100 x=0; y=0; z=1;
19         #100 x=0; y=1; z=0;
20         #100 x=0; y=1; z=1;
21         #100 x=1; y=0; z=0;
22         #100 x=1; y=0; z=1;
23         #100 x=1; y=1; z=0;
24         #100 x=1; y=1; z=1;
25
26         #100 $finish;
27
28     end
29
30     initial begin
31
32         $dumpfile("dump.vcd");
33         $dumpvars(0);
34
35     end
```

## OUTPUT:

At time 0: a=0 b=0, Bin=0, difference=0, borrow=0  
At time 1: a=0 b=0, Bin=1, difference=1, borrow=1  
At time 2: a=0 b=1, Bin=0, difference=1, borrow=1  
At time 3: a=0 b=1, Bin=1, difference=0, borrow=1  
At time 4: a=1 b=0, Bin=0, difference=1, borrow=0  
At time 5: a=1 b=0, Bin=1, difference=0, borrow=0  
At time 6: a=1 b=1, Bin=0, difference=0, borrow=0  
At time 7: a=1 b=1, Bin=1, difference=1, borrow=1

### Q-3 Write a Verilog code for 2-bit comparator.

VERILOG CODE :


```
1    module comparator_2bit(  
2        input x1,  
3        input x0,  
4        input y1,  
5        input y0,  
6        output x_greater_than_y,  
7        output x_less_than_y,  
8        output x_equal_to_y  
9    );  
10    wire a,b;  
11    assign a=(x1^y1);  
12    assign b=(x0^y0);  
13    assign x_greater_than_y = x1*(~y1) | (~a*x0*(~y0));  
14    assign x_less_than_y = (~x1)*y1 | (~a*(~x0)*y0);  
15    assign x_equal_to_y = ~b*~a;  
16  
17    endmodule
```

TESTBENCH :

```

1  module comparator_2bit_tb;
2
3  reg x0,x1,y0,y1;
4  wire x_greater_than_y, x_less_than_y,x_equal_to_y;
5
6  initial begin
7
8      $monitor($time | "x0 = %b | x1 = %b | y0 = %b | y1 = %b | x_greater_than_y = %b | x_equal_to_y = %b | x
9
10 end
11
12 comparator_2bit uut(x0,x1,y0,y1,x_greater_than_y,x_less_than_y,x_equal_to_y);
13
14
15 initial begin
16
17     #000 x0=1'b0; x1=1'b0; y0=1'b0; y1=1'b0;
18     #100 x0=1'b0; x1=1'b1; y0=1'b0; y1=1'b1;
19     #100 x0=1'b1; x1=1'b0; y0=1'b1; y1=1'b0;
20     #100 x0=1'b1; x1=1'b1; y0=1'b1; y1=1'b1;
21
22     #100 $finish;
23
24 end
25
26 initial begin
27     $dumpfile("dump.vcd");
28     $dumpvars(0);
29 end
30
31 endmodule

```

OUTPUT:-

**Q-4 Write a Verilog code for 3 bit binary to gray convertor.****VERILOG CODE :**

```
1      module grey_3(  
2          input a,  
3          input b,  
4          input c,  
5          output x,  
6          output y,  
7          output z  
8      );  
9  
10         assign x = a;  
11         assign y= a^b;  
12         assign z= b^c;  
13  
14     endmodule
```




TESTBENCH :

```

1  module grey_3_tb;
2
3  reg a,b,c;
4  wire x,y,z;
5
6  initial begin
7
8      $monitor($time | "a = %b | b = %b | c = %b | x = %b | y = %b | z = %b ",a,b,c,x,y,z);
9
10 end
11
12 grey_3 uut(a,b,c,x,y,z);
13
14 initial begin
15
16     #0    a=0; b=0; c=0;
17     #100 a=0; b=0; c=1;
18     #100 a=0; b=1; c=0;
19     #100 a=0; b=1; c=1;
20     #100 a=1; b=0; c=0;
21     #100 a=1; b=0; c=1;
22     #100 a=1; b=1; c=0;
23     #100 a=1; b=1; c=1;
24
25     #100 $finish;
26 end
27
28 initial begin
29     $dumpfile("dump.vcd");
30     $dumpvars(0);
31 end
32 endmodule

```

OUTPUT :

**Q-5 Write a Verilog code for BCD to excess 3 convertor.**

VERILOG CODE :

```
1      module bcd_excess3(  
2          input w,  
3          input x,  
4          input y,  
5          input z,  
6          output a,  
7          output b,  
8          output c,  
9          output d  
10     );  
11  
12     assign a = w | (x*y) | (x*z);  
13     assign b = ~x*y | ~x*z | x*(~y)*(~z);  
14     assign c = ~(y^z);  
15     assign d = ~z;  
16  
17     endmodule
```

TESTBENCH :

```

1
2     module bcd_excess3_tb;
3
4         reg w,x,y,z;
5         wire a,b,c,d;
6
7         initial begin
8
9             $monitor($time | "w = %b | x = %b | y = %b | z = %b | a = %b | b = %b | c = %b | d = %b",w,x,y,z,a,b,c,d);
10
11         end
12
13
14         bcd_excess3 uut(w,x,y,z,a,b,c,d);
15
16         initial begin
17
18             #000 w=0; x=0; y=0; z=0;
19             #100 w=0; x=0; y=0; z=1;
20             #100 w=0; x=0; y=1; z=0;
21             #100 w=0; x=0; y=1; z=1;
22             #100 w=0; x=1; y=0; z=0;
23             #100 w=0; x=1; y=0; z=1;
24             #100 w=0; x=1; y=1; z=0;
25             #100 w=0; x=1; y=1; z=1;
26             #100 w=1; x=0; y=0; z=0;
27             #100 w=1; x=0; y=0; z=1;
28             #100 $finish;
29
30         end
31
32         initial begin
33             $dumpfile("dump.vcd");
34             $dumpvars(0);
35         end
36
37     endmodule

```

OUTPUT:-