

YOUR FULL NAME

VLSI Physical Design Engineer | RTL to GDSII | DFT / STA

City, Country | +91 00000 00000 | you@email.com | linkedin.com/in/yourname | github.com/yourname

SUMMARY

ECE graduate (or final-year student) targeting a Physical Design / DFT / Verification role. Hands-on with the RTL to GDSII flow, comfortable with industry EDA tools, and a self-driven project builder. Replace this with 2 to 3 lines naming your strongest skill, one measurable result, and the exact role you want. Recruiters read this first, so make it specific, not generic.

TECHNICAL SKILLS

Domains: Physical Design, Static Timing Analysis (STA), DFT / ATPG, MBIST, RTL Design, Functional Verification

EDA Tools: Synopsys (Design Compiler, ICC2, PrimeTime, TetraMAX), Cadence (Genus, Innovus, Tempus), Mentor (Calibre)

Languages: Verilog, SystemVerilog, VHDL, TCL, Python, C

Concepts: Floorplanning, Placement, CTS, Routing, Timing Closure, IR Drop, Low Power (UPF), DRC / LVS, Scan Insertion

Tip: List only tools you can actually discuss in an interview. Mirror the keywords from the job description here, since this is what the ATS scans.

PROJECTS

Project Title (e.g. RISC-V Core Physical Implementation)Month YYYY

Tools: Innovus, PrimeTime | Tech node: 45nm | github.com/yourname/project

- Took an open-source RTL design through the full PnR flow and closed timing at the target frequency, achieving zero setup and hold violations at signoff.
- Start every bullet with an action verb (implemented, debugged, optimized, automated). Add a number wherever you can: frequency, area, violation count, runtime saved.
- Show the result, not just the task. Recruiters want outcomes, not a tool list.

Project Title (e.g. UART Verification using SystemVerilog UVM)Month YYYY

Tools: QuestaSim, SystemVerilog UVM | github.com/yourname/project

- Built a constrained-random testbench and achieved a stated functional coverage percentage, catching a specific class of bugs.
- Second bullet describing what you learned or automated.

EXPERIENCE

Job Title - Company Name, LocationMonth YYYY - Present

- Owned a specific block or task and delivered a measurable result. Quantify with percentages, time saved, or area / power improvements.
- Automated a repetitive flow step with a TCL or Python script, cutting runtime or manual effort by a stated amount.
- Collaborated with a named team (design, verification, backend) to close a real problem.

No work experience yet? Delete this section and move Projects to the top. Internships, a final-year thesis, or a strong tapeout project carry just as much weight for fresher roles.

EDUCATION

B.Tech / B.E. in Electronics and Communication EngineeringYYYY - YYYY

University Name, City | CGPA: X.X / 10

Relevant coursework: Digital VLSI Design, CMOS Circuit Design, Computer Architecture, Semiconductor Devices, Verification

CERTIFICATIONS & ACHIEVEMENTS

- Certification name, issuing body, year (e.g. VLSI Physical Design, online platform).
- Tapeout participation, hackathon win, paper, or open-source contribution. Anything that proves you build, not just learn.

How to use this template: *Keep it to one page. Save and send as PDF (named Firstname_Lastname_PD.pdf). Do not add photos, columns, tables, or text boxes, since they break ATS parsers. Replace every bracketed line and delete sections that do not apply to you.*