
## DS 255 - System Virtualization Assignment V - Process Virtual Machines

Shriram R. M Tech (CDS) 06-02-01-10-51-18-1-15763

April 8, 2019

1. With regard to compatibility frameworks, isomorphism focusses on the equivalence of mapped states between the guest and the host and the operation that transforms the state in the guest and the host. Isomorphism establishes an one-to-one mapping between the states and makes them equivalent at the points of control transfer between emulating user instructions and the host. This is illustrated in the following figure,




Isomorphism is necessary to establish the accuracy in emulating the guest's behaviour on the host platform as compared with its behaviour on the native platform. It also enables transparency during the emulation process. Another consequence is that the state equivalence has to be maintained only during points of control transfer (Trap/System Call) and not necessarily at all times. This allows for flexibility in terms of code reorganization and optimization.

2.

- 3. The compatibility aspects are met in Same OS-ISA process VMs as follows,
  - (a) Two-level state:
  - (b) Traps:
  - (c) Register states: It is possible to have consistent register mapping since the ISAs are same. If no code reordering is done during translation/optimization, the source register state can be recovered from target at any point in execution
  - (d) Memory state: If code reordering is done as part of binary optimization, then runtime trap handler can emulate the store instruction if trapping instruction is moved ahead of store or memory stores can be buffered if the trapping instruction is moved below a store. If no code reordering is done, then memory state is consistent at all points in time

- (e) Memory ordering: Exclusive locks are acquired on cache lines for stores then flushing the buffer and restarting if a different processor should attempt access to the line before the stores in the buffer are released The coherence and memory ordering rules are same across host and guest and so no additional actions are required on the part of host system
- (f) Memory address space mapping: Direct translation method can be used if enough host space is available for contiguous storage since the memory architecture is consistent. The Guest address space can be contiguously mapped with an offset as long as the host contains enough contiguous space
- (g) Handling undefined architecture cases:
- 4. Software translation table solves the following memory address space mapping issues,
  - (a) When host memory space is less than the total requirement for guest space and runtime, software translation is the only mechanism for mapping
  - (b) When the guest addresses cannot be contiguously mapped in the host address space due to space constraints or semantic mismatch in ABI and instead mapped using large blocks
  - (c) If the host cannot satisfy the memory access/privilege control requirements of the guest through its features, the runtime has to resort to software based mapping
  - (d) If the page sizes of guest and host are different, protection checking becomes complicated due to different protection granularity and can be solved using software based mapping

A schematic diagram of software translation is given below,



When guest space is non-contiguously mapped, each guest block will map to a different possibly non-contiguous host memory block with the help of above mapping table. Each entry in the table has a valid bit to indicate if the mapping is a valid mapping. The table may optionally have privilege bits if the access control has to be implemented in software by the runtime.

- 5. Direct hardware translation for instruction emulation can be used,
  - (a) When there is intrinsic compatibility at the ISA level rather than the ABI level. This is because the interface at which translation takes places is the ISA
  - (b) When context-free translation is preferred/required where each individual source instruction is translated to target instruction(s) (micro-ops)
  - (c) When the target ISA is designed specifically for source ISA thereby making the memory and register state mapping straightforward and easy
  - (d) When there is hardware support to set a checkpoint when each translation block is entered which can be used to restore the state at the beginning of a block during trap/exception thereby enabling precise traps

6. Reverse translation tables are used to recover the precise source program counter (PC) of the trapping source instruction to enable the restoration of state following an exception. The table essentially consists of <target PC, source PC> pairs.

One important use case is that, It is necessary to have this table for binary translation since it does not have a continuously updated version of source PC. Also, a given target instruction may correspond to more than one source instruction (E.g. mapping a RISC ISA to CISC ISA) or the target instructions might be reorganized. In these cases, the reverse translation table helps in identifying the analyzing/interpreting the original source code to find the correct source state and PC values.

7. Code cache replacement algorithm: Since the size of code cache is limited, these algorithms help in making space for new translations by removing old translated blocks from the cache. These algorithms have to consider the properties of code cache in dynamic binary optimizers which are a) fixed size, b) chaining of code blocks and c) the absence of "backing store" for storing a copy of cache contents. Some of the common algorithms are discussed below,

Flush When Full: This algorithm lets the code cache to be filled completely and then it flushes the entire cache and starts over with an empty cache. This is a brute-force approach.

Advantage: Large translation blocks are based on frequently followed control paths. However, these paths may change over time. This algorithm provides an opportunity to eliminate the stale control paths which no longer reflect the common paths in the code.

Disadvantage: All blocks that are actively used before the flush have to be retranslated from scratch leading to a high translation overhead after flush.

**Preemptive Flush**: This monitors the rate at which the new translations are being performed to identify a program phase change or instruction working set change. When the rate increases, the code cache is preemptively flushed to allow space for new working set code.

Advantage: Retranslation of working set is avoided in general since flush happens during the start of new working set thereby reducing the probability of cache full in the middle of a phase.

Disadvantage: Additional performance overhead is incurred in monitoring the rate of translation and triggering the flush is required.

**Fine-Grained FIFO**: The code cache is managed as a circular buffer with the oldest block being removed to have space for newest. This exploits temporal locality and is a non-brute force approach

Advantage: It is a non-fragmenting algorithm and easier to implement compared to LRU since it does not have to precisely monitor the usage of each block over time.

Disadvantage: Needs to keep track of chaining through backpointers to enable delinking of blocks since individual blocks are replaced.

## References

1. Jim Smith and Ravi Nair - Virtual Machines: Versatile Platforms for Systems and Processes