DS 255 - System Virtualization Assignment IV - System Virtual Machines

Shriram R. M Tech (CDS) 06-02-01-10-51-18-1-15763

March 25, 2019

- 1. It is important for VMM to handle the timer interrupt as it provides an opportunity for gaining control of the system to enable the time sharing of resources among different guest VMs. When a timer interrupt occurs, the VMM executes a code which performs the following operations
 - (a) Save the architected state of running VM and determine the next VM to be activated
 - (b) Restore the architected state for next VM and set timer interval and enable interrupts
 - (c) Set PC to timer interrupt handler of OS in next VM

The guest OS must be denied direct access to timer interrupt to ensure a fair scheme of time sharing of resources to work. Otherwise, the guest will have access to reschedule the next timer interrupt which can degrade performance of other running VMs. This is why the guest OS is provided with virtual emulated timer interrupt by the VMM.

Also, it might not be feasible to ensure transparency by VMM if the guest is allowed to read the real timer interrupt value set by the VMM. Lack of transparency might cause the guest OS to behave differently when running under a VMM than a real machine.

2.

3. There are different variants for the standard time-sharing CPU scheduler as implemented in Xen hypervisor. They are: (a) Borrowed Virtual Time (BVT) scheduler, (b) Simple Earliest Deadline First (SEDF) scheduler and (c) Credit Scheduler.

For the given scenario of three VMs on top of a single CPU, SEDF scheduler can be used. The goals of this scheduler is to increase *fairness* which is the time interval over which the scheduler provides fair CPU allocation and decrease *allocation error* which is the relative difference between requested CPU use percentage and the actual/observed CPU use percentage for a given VM.

The SEDF scheduler achieves these goals as follows:

- (a) For each VM, it maintains a domain Dom_i , slice s_i , period p_i and a flag x_i . These indicates that the Dom_i will receive at least s_i units of CPU in period p_i . If x_i is true, scheduler follows work-conserving policy or else non-work-conserving
- (b) For each Dom_i , scheduler maintains deadline d_i which is the time at which the current period ends and r_i which is the remaining time of Dom_i in current period. The runnable domain with earliest deadline is picked to be scheduled next
- (c) The fairness and allocation error are calibrated by the time granularity in the definition of period p_i . E.g. 10ms, 100ms etc. Lower granularity will achieve better fair share allocation with larger period leading to "burstier" CPU allocation
- (d) In general, this scheduler can achieve consistently low allocation error for different target CPU allocation while maintaining fairness of allocation

4. The TLB consists of guest virtual address (GVA) to host physical address (HPA) mapping irrespective of whether the page table or the TLB is architected.

The shadow page tables increase the memory access latency though it reduces one level of indirection since there is a significant overhead in intercepting and emulating the guest's modification of page table by the hypervisor. Also, note that the shadow page tables are maintained by hypervisor causing multiple VM exits and intervention of hypervisor in case of page table writes.

Nested page table support is needed at the hardware level to reduce this latency caused by shadow paging. It uses a second page table to translate Guest Physical Address (GPA) to HPA. The page walking now becomes two dimensional with two page tables: Guest page table with GVA to GPA and host page table with GPA to HPA.


The nested paging is already available with AMD and Intel architectures (VT-X) as part of their hardware virtualization support.

5. Some of the advantages and disadvantages of using segmentation for memory virtualization in hypervisor are given below,

Advantages	Disadvantages
Conversion of gVA (guest vir. addr.)	It may lead to the problem of frag-
to hPA (host phy. addr.) can be faster	mentation if different large sized seg-
by avoiding 2-D page walk and using	ments are statically allocated to each
segment base address to simply add the	VM leading lesser memory space uti-
offset to the resgister value	lization efficiency
Hypervisor can incur less overhead in	Emulating a paged memory structure
terms of storing segmentation tables	to the guest OS when the underlying
as these are smaller than page ta-	vitualizaton mechanism is segmenta-
bles. Bound checking and access con-	tion becomes a challenge. Also, consid-
trol mechanisms in hypervisor becomes	erable hardware support is necessary to
simple and fast in case of segmentation	implement segmentation successfully


Some of the hardware support needed in MMU is listed below,

- (a) Segmentation table with base, limit and access control entries for each VM. This will avoid the overhead of translating each gPA to hPA by the hypervisor in software
- (b) Hybrid support for both paging and segmentation together if the guest OS use paging and hypervisor uses segmentation
- (c) Two level segmentation is needed if guest OS uses segmentation for code, data segments etc. and hypervisor uses segmentation
- 6. The TLB Reach is defined as the product of page size and TLB size. Given page size = 4KB and TLB size = 1024. Therefore the TLB Reach = 4MB.
 - If the program has large working set size (2GB in this case), the TLB reach can be increased by using large pages. For example, Intel x86-64 supports large page size of 2MB and Linux kernel manages these pages using the HugePages feature. With this increased page size, the TLB reach grows to 2GB and can cover the entire program memory.
- 7. The 2-D page walk diagram for 2MB page size using 48-bit virtual address is given below,



The numbers on top of arrows indicate the sequence of page table walk. It requires 12 memory accesses to get the frame number of the desired physical page. Large page sizes help in reducing the latencies by increasing the TLB reach and reducing the no. of levels in a page table.

8. The following workflow is taken from VMware workstation example consisting of a hosted system VM with three main components namely: VMApp (application portion of VMM), VMM (priviliged virtual machine monitor) and VMDriver (facilitates control transfer between host and VMM).



Virtual NIC Workflow

The following steps occur during a packet send operation,

- (a) The guest OS driver initiates packet request by writing to virtual I/O ports which switches back to VMApp through the VMDriver
- (b) The VMApp makes a host OS system call which in turn invokes the VMNet driver
- (c) The VMNet driver runs the bridge code which forwards the packet to physical NIC through the host ethernet driver

The following steps occur during a packet receive operation,

- (a) Packet receive happens in reverse. Bridged host NIC delivers the packet to VMNet.
- (b) VMApp periodically runs select() to the VMNet and requests the VMM to raise a virtual IRQ if there is any incoming packet
- (c) The VMM posts the virtual IRQ and guest's driver issues a sequence of I.O accesses to ack. the receipt to the hardware

References

- 1. Jim Smith and Ravi Nair Virtual Machines: Versatile Platforms for Systems and Processes
- Ludmila Cherkasova, Diwaker Gupta, and Amin Vahdat. 2007. Comparison of the three CPU schedulers in Xen. SIGMETRICS Perform. Eval. Rev. 35, 2 (September 2007), 42-51. DOI: https://doi.org/10.1145/1330555.1330556
- 3. https://docs.oracle.com/cd/E97728_01/F12469/html/nestedpaging.html
- 4. https://docs.oracle.com/cd/E37670_01/E37355/html/ol_about_hugepages.html
- Jeremy Sugerman, Ganesh Venkitachalam, and Beng-Hong Lim. 2001. Virtualizing I/O Devices on VMware Workstation's Hosted Virtual Machine Monitor. In Proceedings of the General Track: 2001 USENIX Annual Technical Conference, Yoonho Park (Ed.). USENIX Association, Berkeley, CA, USA, 1-14
- 6. Course Lecture Notes