

COA AssignmentQue 9.2

segments	1	2	3	4	5	6	7	8	9	10	11	12
1.	T ₁	T ₂	T ₃	T ₄	T ₅	T ₆	T ₇	T ₈				
2.		T ₁	T ₂	T ₃	T ₄	T ₅	T ₆	T ₇	T ₈			
3.			T ₁	T ₂	T ₃	T ₄	T ₅	T ₆	T ₇	T ₈		
4.				T ₁	T ₂	T ₃	T ₄	T ₅	T ₆	T ₇	T ₈	
5.					T ₁	T ₂	T ₃	T ₄	T ₅	T ₆	T ₇	T ₈
6.						T ₁	T ₂	T ₃	T ₄	T ₅	T ₆	T ₇

$$\rightarrow (k+n-1) \cdot t_p$$

$$6 + 1 - 8$$

$$13 \text{ cycles.}$$

Que 9.3 $k = 6 \text{ segments}$ $m = 200$

$$(k+n-1) \Rightarrow 6 + 200 - 1 = 205 \text{ cycles.}$$

Que 9.4

$$t_n = 50 \text{ ns}$$

$$k = 6$$

$$s = \frac{n t_n}{15 - 99} \times 10$$

$$t_p = 100 \text{ ns}$$

$$n = 100$$

$$= \frac{100 \times 50}{(15 - 99) \times 10}$$

$$S_{\max} = \frac{t_n}{t_p} = \frac{50}{10} = 5 = 4.76$$

Que 12.

$$(a) \frac{2048}{128} = 16 \text{ chips.}$$

$$(b) \frac{2048}{128} = 2^{11} = 11 \text{ address lines}$$

$$128 = 2^7 = 7 \text{ lines to address each chip.}$$

~~chip~~ * $\frac{20K}{2.5D RAM}$
~~COA~~

(c) 4×16 decoder.

Que 12.2 (a) 6 chips are needed with address lines connected in parallel.

(b) $16 \times 8 = 128$ chips.

Use 14 address lines ($16K = 2^{14}$) 10 lines specify the chip address 4 lines are decoded into 16 chip selected inputs.

Que 12.5 $128K = 2^{17}$

for a set of size of 2, the index address has 10 bits of $\frac{2048}{2} = 1024$ words of cache.

(a)

Tag	Index
7 bits	10 bits

(b) Size of cache memory = $1024 \times 2^{(7+32)}$
 $= 1024 \times 78$
 $= 79872$

Que 12.21

4 2 0 1 2 6 1 4 0 1 0
 2 3 5 7

LOA Assignment

Page No.

Date / /

Initial	Firstm		LRU	
	Page in main memory	Context of FIFO	Pages in main memory	Most recent used.
2	0124	4201	0124	4201
6	0126	62016	0126	6012
1	0126	2016	0126	0126
4	0126	20164	1246	0261
0	0146	0164	0146	2614
1	0146	0164	0146	6140
0	0146	0164	0146	6401
2	0146	1642	0124	64001
3	0246	6423	0123	4102
5	2345	4235	0235	1023
7	2357	2357	2357	0235
				2357