

Csc258 prelab 5


4 Part I

1.



2.






6.

a) Logic utilization (in ALMs) 13 / 32,070 (< 1 %)


b)


	Slow 1100mV 85C Model					
	Fmax	Restricted Fmax	Clock Name	Note		
1	606.8 MHz	606.8 MHz	KEY[0]			



5 Part II

- Since this is a 4-bit counter the largest value we need is the largest 4-bit value. A larger value is not possible in a 4-bit array.
- Change if (q == 4'b1111) to (q == 4'b1001).
- $1/50*(10^6) = 0.00000002$ seconds. Too fast to see.
- two 50 million counters combined
- 2²⁶, so 26 bits.





6 Part III

1.

Letter	Morse Code	Pattern Representation (pattern length is <u>14</u> bits)
S	• • •	1010000000000
T		1110000000000
U	• • —	10101110000000
V	• • • —	10101011100000
W	• — —	11101010111000
X	••	11101010111000
Y	—•—	11101011101
Z	——••	11101110101000

