CHW-362 Computer Architecture & Org. Ain Shams University Am Shand Computer & Information Sciences Computer Systems Department Dr. Karim Emara 3rd Year, 2nd Semester Allowed Time: 3 hours Final Exam Date: 21/5/2019 Answer the following 4 questions, (Total marks: 65) Question 1: marks: 20 A. Choose the BEST answer for the following questions [15 marks] determines how many tasks done per unit time. a) response rate c) throughput d) execution time by CPU frequency 2. CPU performance can be improved by the average cycles per instruction and the clock rate. c) increasing, decreasing a) increasing, increasing d) decreasing, decreasing b) decreasing, increasing 3. In ____, the instruction format is variable-length, while in _____ the instructions are fixed-length. c) ISA, MIPS ar CISC, RISC d) None of the above b) RISC, CISC 4. In MIPS, the \$a0 - \$a3 registers are conventionally used as c) temporary variables a) return values d) function arguments b) local variables component allows reading from any two registers and writing to a third. 5. The c) register bank a) ALU d) stack by register file 6. In MIPS, ALU performs operation while executing load or store instructions. a) AND -et Add b) Subtract d) OR hazard occurs when an instruction must wait for a pervious instruction to complete its data read/write. a) control et structure b) data d) forward 8. The unexpected events arise within the CPU are called _____, while they are called when they come from external sources.

d) None of the above policy updates the cache block only, while updating the 10. Upon writing, the memory block when this block is replaced. c) write-forward b) write-allocate d) write-back

9. In the _____ cache, any memory block has only one choice in the cache.

c) interrupts, errors

d) errors, interrupts

c) 2-way associative

a) exceptions, interrupts

by interrupts, exceptions

a) fully associative

b) 1-way associative

Page 1 of 5

B. [5 marks] Consider a program of 1 million instructions divided into four categories: ALU, B. [5 marks] Consider a program of 1 min.

Load, Store and Branch. The percentage of each category and its CP1 are shown in the table

50 % Category CPL below. 20 % ALU Load 16% 14% Store Branch

1) Calculate the average CPI for this program. 1) Calculate the average CPI for this program of the following characteristics:
2) Assume a cache is used while running this program of the following characteristics:
2) Assume a cache miss rate = 2%, data cache miss rate = 4% and miss per definition cache miss rate = 1 CPI when this cache used. Calculate the average and while running stain of the following characteristics:

Assume a cache is used while running stain of the following characteristics:

Instruction cache miss rate = 2%, data cache miss rate = 4% and miss penalty = 100

Instruction cache miss rate

Overles. Calculate the actual CPI when this cache used,

overles. Calculate the actual CPI when this cache used, oycles. Calculate the actual CPI wised, calculate the CPU time in these cases:

3) Assume a clock of 2 GHz rate is used, calculate the CPU time in these cases:

sume a clock of 2 GHz rate is used misses and CPI time in these cases:

a. The ideal CPI case (with cache misses and CPI calculated in 1) is used)

a. The ideal CPI case (with cache misses and CPI calculated in 1) is used)
b. The actual CPI case (with cache misses and CPI calculated in 2) is used).

Question 2: marks: 15

A. Convert the following MIPS code into its machine code in decimal assuming the first A. Convert the following MIPS code (decimal). Copy the following table into your answer instruction is located at address 300 (decimal). Copy the following table into your answer on is located at address and opcodes can be found in the last

sheet and fill it. Register	Туре	Donada	Machine Code				
MIPS Code		opcode	TS	rt	rd	shamt	funct
					Address/Immediate		
add \$t2, \$zero, \$zero		1	1	1 =	1020		
addi \$s0, \$zero, 3			1			1	
L1: slt \$t1, \$t0, \$s0			1900	900	1	30.30	
beq \$t1, \$zero, L2	Markette						
lw \$t2, 8(\$s1)	100000		N. Const	100	4 5		
s11 \$t2, \$t2, 2							
aw \$t2, 4(\$s1)	100	1		100	1		
j L1							
L2:	75/200		E HES	Lane.	1		a lane

B. Complete the following MIPS code to sum items of an integer array arr1 and put the sum in Ss2. Assume Ss0 contains the base address of arr1, Ss1 contains number of items in arr1 [7 marks] and \$t0 is a loop counter.

and \$s2, \$zero, \$zero and \$t0, \$zero, \$zero L1: ..[1].. \$t1, \$t0, \$s1 Sub ..[2].. \$t1, ..[3].., L2 5 2010 bea sll \$t2, \$t0, ..[4].. 911 ..[5].. \$t2, \$t2, \$s0 550 lw \$t2, ..[6]..(\$t2) add \$s2, \$s2, \$t2 00101 ..[7] .. \$t0, \$t0, 1 7 L1 L2: page 2 of 5

A. Assume a single-cycle MIPS datapath and registers \$s0 = 10, \$s1 = 15, \$s2 = 20, answer the following questions, given the following instructions:

L add \$s0, \$s1, \$s2

II. beq \$s0, \$s1, L1

Assume L1 - (PC + 4) = 12

III. sw \$s0, 32 (\$s2)

- Convert the above instructions into its corresponding machine code in decimal. [1 mark]
- Fill the following table by the data inputs of the register file, ALU and data memory in decimal while executing each instruction. Treat each instruction separately and independent on other instructions. If the input is unknown, write X. [6 marks]

	Data input	add \$s0, \$s1, \$s2	beg \$s0, \$s1, L1	sw \$s0, 32 (\$s2)
Register	Read Register 1			
File	Read Register 2			
	Write Register			
ALU	input 1			
	input 2			
Data	Address			
Memory	Write Data			

3. Fill the following table by the control signals while executing each instruction. [3 marks]

Control Signal	add \$50, 5s1, \$520	beq Ss0, Ss1, L1:	sw \$80, 32 (\$82)
RegDst			
MemtoReg			
ALUop (2 bits)			
MemWrite			
ALUSTC			
RegWrite			

B. Assume a pipelined processor of 5 stages IF, ID, EX, MEM and WB and the following sequence of instructions:

II lw rl, 40 (r6)

12 add r6, r2, r2

13 sw r6, 50 (r1)

1. Decide whether the following sentences are true or false. If a sentence is true, write the register name(s) which cause(s) the data dependency. [2 marks]

	True or false?	Register(s)	
a) I2 depends on I1	2		
b) 13 depends on 11	-	151	
c) 13 depends on 12	2	Yb	

2. Assume there is no forwarding in this pipelined processor, rewrite the above code and add nop instructions to eliminate any data hazards, if any. [2 marks]

2 Wof

- 3. Assume there is full forwarding in this pipelined processor, rewrite the above code and add nop instructions to eliminate any data hazards, if any.
- 4. Assume the cycle time equals 350ps with forwarding and 300ps without forwarding, what is the total execution time of the above code in both cases? [2 marks] 15m 85

1.50 Pt. marks: 12 Question 4:

Given the 16-bit memory address references below, as BYTE addresses in hex format: 0030, 00E8, 0031, 00EC, 0029, 0040, 003A, 0042, 00E8

- [1 Mark] a) For each of these references, identify the binary address.
- b) Given a direct-mapped cache with a total of 16 words organized as 1 word/block, what is the length of the tag, the index and byte offset? For each memory reference, list the [3 Marks] index, the tag and if each reference is a hit or miss.
- c) Repeat (b), but with 2 words/block for a cache with a total of 16 words. [3 Marks]
- d) Repeat (b) for a two-way set associative cache with 1 word/block, and a total size of 16 [3 Marks]
- e) Repeat (b) for a fully associative cache with I word/block, and a total size of 8 words.

Hint:

For b) and c), use a table of the following header:


			Ittis on Mice
Address (binary)	Index (hex)	Tag (hex)	Hit or Miss

For d), use a table of the following header:

Address (binary)	Index (bex)	Tag (hex)	Way	Hit or Miss
21001000 (01000 2)	1			

Good Luck Dr. Karim Emara







= (1x05) + (3x0.2) + (2x0.16) + (1x0,14) = 1.36 Cycles



A)	type	Loncode	l oc	Ick			/Imm funct
	Jr.	-	1>	1.0	10	Short	7
add \$tr. 92,92	B	0	0	0	10	0	32
addi \$50,\$2,3	Ī	8	0	16		3	
11: slt \$t, to, 50	R	0	8	16	9	0	42
beg t1,\$2, L2	I	4	9	0	30	0+(4	x8)= 1
lu t, 8(\$5,)	I	35	17	10		8	
Isl1 t2, t2, 2	R	0	10	?	10	2	0
15w tz, 4(51)	I	43	17	10	-	4	
J LI	J	2	30	0+	(4,	(2) =	308
12:							
			-1				
		9				-	



arriss so, sum > s2, no items > s1 counter => to 1- sub loop counter equals no items Smultiply counter by 4 Then add it to Then load element in That position 7 - addi increment loop counter by 1



I Input		Add	beg	500
RonAle:	III	17	16	18
	I 2	18	17	16
	W	16	X	X
E AIU I	1	15	10	20
	12	20	\5	32
I AIV I	dr	X	X	52
	Date	X	X	10



