

Outline

Topics

- Syllabus Review
- Debugging
- Grading
- Lab #4 Topics I2C, LCD

Elements of ECEN 5613 still pending

- Lectures
- Office Hours
- Lab #4 work and sign-offs
- Final Project work, demo, report
- Student return of all signed out items hard deadline is Saturday 12/16

Week 9: October 23 (PDR presentations, Lab #3 Part 3 elements and submission due this week)

- Final Project Design Review (PDR). Each project team presents development plan and milestones.
- Lab #4 topics. I²C, EEPROMs, synchronous serial communication, debugging techniques.

Week 10: October 30 (Finish Lab #4 Part 1 elements this week)

- Final Project Design Review (PDR) any remaining presentations.
- Lab #4 topics LCDs, SPI. Work on Lab #4 and final project.

Week 11: November 6 (Finish Lab #4 Part 2 elements this week)

- Data Conversion Analog-to-Digital Converters (ADCs), Digital-to-Analog Converters (DACs).
- Passive components. Firmware design, main loop/interrupt driven designs, device drivers.

Week 12: November 13 (Lab #4 Part 3 elements and submission due this week)

- Voltage level translation. Engineering trade-offs. Design reviews. Tolerances & margins.
- Work on final projects. Student/professor meetings. Guest Speaker recording available.

Key Dates of Interest

- 10/30: Week 10 Lecture Lab #4 topics
- 11/03: Checkpoint for Lab #4 Part #1 Elements
- 11/06: Week 11 Lecture. Work on Lab #4
- 11/10: Signature due date for Lab #4 Part #2 Elements
- 11/13: Week 12 Lecture. Work on Lab #4 and final project
- 11/17: Signature due date for Lab #4 Part #3 Elements
- 11/19: Lab #4 submission due date
- 11/20: Week 13 No Lecture FALL BREAK
- 11/27: Week 14 Guest Lecture? Work on final projects.
- 12/04: Week 15 Final Lecture
- 12/11: Week 16 Final project demos, last day of classes
- 12/16: All physical materials turned in and IOU's paid
- 12/17: Final project report submissions



Key Dates: Thursday 12/14 Last day of classes. 12/15 Reading day. 12/20 Last day of final exams. 12/24 Deadline for grades to be posted.

Assignment Overview	Signature Due Dates	Submission Due Date	Cutoff Date	
Lab #1: Basic hardware, SPLD, assembly, simulator	[9/08], 9/15, 9/22	9/24	9/30	
Lab #2: Decode logic, NVSRAM, timer ISRs, RS-232	9/29, 10/06	10/08	10/14	
Lab #3: SRAM, UART, assembly, intro to embedded C	[10/13], 10/20, 10/27	10/29	11/04	
PDR: PowerPoint Submission		10/22		
Lab #4: EEPROM, LCD, and C programming	[11/03], 11/10, 11/17	11/19	12/02	
Final Project: Demo Presentation Submission	1.302	12/10	12/11	
Final Project/Lab #5: Student's choice	Demo 12/11	12/11	12/11	
All physical materials turned in and IOUs paid		12/16		
Final Project report and supporting files		12/17	12/19	

DEBUGGING / GRADING

Debugging

Issue Classification

- Something is wrong in the hardware design or implementation that is causing wrong/inconsistent behavior
- 2. Something is wrong in the software design or implementation
- 3. Something is wrong in the toolset (e.g. SDCC)

Historically, most issues reported in ECEN 5613 have been root caused to categories 1 and 2.

Debugging Strategy

- Identify the problem
 - Reproduce the problem
 - Understand the expected behavior
- 2. Isolate the problem
 - Simplify code/hardware to a minimal set
 - Try to identify a light switch test that triggers the problem
- 3. Understand the error
 - Determine root cause
 - Don't jump to a conclusion
- 4. Implement a fix
- 5. Test and verify
 - Make sure the fix works
 - Make sure the fix doesn't introduce other issues

Debugging Steps

System checks:

Is it a hardware or software issue?

Hardware checks:

- 1. Power
- 2. Resets
- 3. Clocks
- 4. Connections

Software checks:

- 1. Stripped down code experiments
- 2. Instruction traces (debugging statements, logic analyzer)
- 3. Interrupt masking during experiments

Debugging Checklist (1/2)

- 1. All components correctly and fully inserted into WW socket, no bent pins
- 2. Solid power and ground seen directly at the pins of each chip on the top side of the board (can use multimeter to ohm the connection when the board is powered off).
- 3. Verify that clocks and reset look correct.
- 4. Solid solder joints on board. If any question about the quality of the solder joint, the connection can be doubled up by using a wire wrap in addition to the solder/trace connection.
- 5. All control/data/address signals correctly connected at the NVSRAM. Depending on which 28-pin position of the board is occupied, there are a couple of signals on the board that need to be completed with jumpers. Verify no floating pins.
- 6. Decoupling capacitors used at every chip location. Bigger decoupling capacitor used on 8051.
- Verify ALE signal looks clean. Add small capacitor if necessary per the ALE Noise application note. Careful, not too large of a capacitor.

Debugging Checklist (2/2)

- 8. Write a minimal program (without Paulmon) that simply initializes critical hardware and performs the specific action that shows the problem. Capture the bus transactions with a LogicPort analyzer.
- 9. Ensure that the LogicPort analyzer thresholds are set to a level that is similar to the threshold of the other chips on the board.
- 10. Ensure SPLD outputs look good, no glitches during the bus cycle.
- 11. Have another TA or student help with debug. Sometimes a different set of eyes can see something.
- 12. Does the student's code work on another board? (if logic is compatible and can support the same instruction sequences)
- 13. With components removed, is a short (or low impedance) to power or ground seen on the signals in question?
- 14. If a specific component is suspect, swap that component with a new component

Debugging Example

Situation

- Program utilizes printf() to print a string once. When program is run, the same string is continuously printed on the screen.
- What could be causing this?

Possible Solution

- Simplify code to minimal code that still exhibits this behavior.
- Use logic analyzer to trace the sequence of instructions that are being executed.
 Use this data to understand the instruction flow.
- Do not allow the main() function to terminate. Put an infinite loop at the end of main(), similar to:

Debugging Example

Situation

- Hardware memory map has 1KB of internal XRAM and 31KB of external XRAM
- 2. SDCC linker options --xram-loc 0x0000 --xram-size 0x8000
- 3. Code doesn't initialize AUXR register

What happens in the following cases?

- Case 1: small amount of heap utilization
- Case 2: large amount of heap utilization

Grading

ECEN 5613 - Embedded System Design Lab 2 Grading Rubric	ECEN 5613 - Embedded System Design – Spring 2023 Lab 2 Grading Rubric							
Part 1 Required Sign-Offs	(60 pts)							
Sign-off sheet Part 2 Required + Supplemental Sign-Offs	(70 pts)							
Sign-off sheet	(10 pts)							
Required Submission	(40 pts)							
Code, Schematics and write-ups								
Supplemental Submission	(10 pts)							
Code, Schematics and write-ups	(400 (-)							
Total	(180 pts)							

ECEN 5613 - Embedded System Design – Spring 2023 Lab 3 Grading Rubric								
Part 1 and 2 Required Sign-Offs Sign-off sheet	(60 pts)							
Part 3 Required + Supplemental Sign-Offs Sign-off sheet	(40 pts)							
Required Submission Writeup, Code, and Other Deliverables	(40 pts)							
Supplemental / Challenge Elements Writeup, Code, and Other Deliverables	(40 pts)							
Total	(180 pts)							

Labs completed after the signature due date or submitted after the submission due date will be accepted, but will receive grade reductions. Labs will not be accepted after the cutoff date.

This lab is weighted as $\sim \frac{20\%}{}$ of your course grade.

Required elements are necessary in order to proceed to the next lab assignment. Supplemental elements of the lab assignment may be completed by the student to qualify for a higher grade, but they do not have to be completed to successfully meet the minimum requirements for the lab.

ECEN 5613 students will have to complete the supplemental elements and attempt at least some of the challenges to qualify for the highest grades. To avoid any late penalties, ECEN 5613 students must obtain a TA's signature on their work by the specified signature due dates for required and supplemental elements.

Q: If I complete only the required elements, does that qualify me for the highest grade, which is an 'A'?

A: No, the required elements are considered the minimum requirements for each lab. Students that complete additional elements will qualify for the higher grades awarded in this course.

¹ Required elements are necessary in order to meet the requirements for the lab. Supplemental, optional, and challenge elements of the lab assignment may be completed by the student to qualify for a higher grade, but they do not have to be completed to successfully meet the minimum requirements for the lab.

Grading

Expectations for students will be high. Student performance in this class will be compared to student performance across ECEE undergraduate and graduate classes. A grade of 'A' will be reserved for students who have delivered outstanding work and who have clearly demonstrated a superior mastery of the course material. The majority of each student's course grade will be determined by the quality of the hardware and firmware assignments and the final project completed by the student during the semester. The rough weighting of each course element is shown below:

15%	Lab #1 and Lab #2
20-25%	Lab #3
20-25%	Lab #4
28-38%	Final Project (including PDR)
0-10%	Quizzes/Assignments, Lab Practical, Student Current Topics Presentations
7%	Class Participation/Attendance/Punctuality, Attitude, Teamwork, Effort/Subjective

The normal CU grading standards as shown below will be applied to this class. See the course Canvas site for more information.

```
Superior, outstanding
A
A-
B+
B
B-
      Above average
C+
C
      Average, has adequately met course requirements
C-
D+
D
      Below average
D-
      Minimum passing grade
      Fail, has not met course requirements
```

Source: ECEN 5613 Syllabus

Class Participation Grade

Some students have asked what factors can be considered in the class participation part of the course grade. Here are some suggestions:

- Attendance during lecture, being present and actively listening/engaging in learning.
- Having camera on during lecture, during presentations, and in 1:1 meetings.
- Completing informal surveys/evaluations for the course.
- Engaging in appropriate class discussions.
- Staying current on reading Slack and e-mail messages for this course.
- Using appropriate reactions (e.g. thumbs up) in Zoom and Slack to show that you read or understood comments that have been made.
- Engaging in positive interaction with the TA's and instructor.
- Being helpful to TA's and classmates.

Lab #4 Overview

ECEN 5613 Fall 2023 Embedded System Design Lab #4 Week #10 10/30/2023

Lab Overview

In this lab assignment, you will do the following:

- Add a serial EEPROM to your hardware. Implement a bit-banged interface to the EEPROM.
- Add an LCD to your hardware. Implement a memory mapped I/O interface to the LCD and use C pointers to access the LCD as a memory-mapped peripheral.
- Write device drivers for the EEPROM and LCD.
- Write assembly and C programs to implement a user interface and perform user tasks.
- Gain experience in code integration and how to use embedded C including interrupts.
- Continue learning about the ARM architecture.

Students must work individually and develop their own original and unique hardware/software.

The Part 1 Elements of this lab assignment should be done (milestone only) by Friday, Nov. 3, 2023.

(Part 1 is not late if done by the Part 2 Elements due date)

The Part 2 Elements of this lab assignment are due by Friday, Nov. 10, 2023.

The Part 3 Elements of this lab assignment are due by Friday, Nov. 17, 2023.


The final submission due date (when all files must be turned in) is 11:59pm Sunday, Nov. 19, 2023.

The cutoff date for this lab is Saturday, Dec. 2, 2023.

Software files must be submitted by 4pm on the signoff day to be considered on time.

This lab is weighted as ~20% of your course grade.


Lab #4 Overview



I²C EEPROM

I²C EEPROM


- Why EEPROM?
 - Non-volatile memory
 - In-circuit programming/erasing
 - Inexpensive
- Applications
 - Speed dial on phone
 - Retain settings on car, TV, other devices
- Device contains a tunneling dielectric
- Erased state is when the bit cell is storing a '1'
- ~20V is generated by internal charge pump in order to program the device



I²C Overview

- I²C = IIC = Inter-Integrated Circuit
- Synchronous bi-directional protocol
- 2-wire interface
 - SCL Clock
 - SDA Data
- With standard I²C, up to 16kbits (2KB) of EEPROM maximum on a single I²C bus
- Supports devices such as EEPROM and data converters
- I²C protocol from 1980's
 - Standard (100 kbps)
 - Fast (400 kbps)
 - High-Speed (3.4 Mbps)
 - Ultra-Fast (5 Mbps unidirectional)
- Other related serial interfaces
 - SPI, Microwire, 3-wire, 1-wire, SMBus, CANBUS, I3C (Improved IIC)


8051 Connections




SCL pull-up somewhat optional in our implementation since 8051 is the only master. If more than one

master, must use open drain.

Reduce pull-up value if using a Fast-mode I²C device.





Implementation

Hardware

- Use decoupling capacitor
- Use pull-up resistors for SCL and SDA
- Pick two port pins on the 8051

Firmware

- Check generation of SCL with oscilloscope, ensure it doesn't exceed maximum bus speed (e.g. 100 kHz)
- I²C functions for SDCC available on web
- Can use ACK polling to determine device readiness

I²C Terms

- Master (8051)
 - Device which initiates all activity on the bus
 - Generates clock for the transfer
 - Generates start and stop conditions
- Subordinate (Slave) (EEPROM)
 - Responds to the master's request
- Receiver
 - Reads data on the bus. Can be Master or Subordinate.
- Transmitter
 - Writes data to the bus. Can be Master or Subordinate.
- Page Block
 - 2Kbits of data → 256 bytes → 16 pages
- Page
 - 16 bytes (8 byte pages for small EEPROMs like 24C02)

I²C Protocol – Bus Conditions


Four bus conditions

- Start
 - High to low transition of SDA when SCL is high.
 Generated by Master only.

Stop

- Low to high transition of SDA when SCL is high.
 Generated by Master only.
- Data
 - Data must be valid when SCL is high
 - Data can change when SCL is low
- ACK
 - Receiver drives this condition


Start and Stop Definition



Start


- High to low transition of SDA when SCL is high.
 Generated by Master only.
- Stop
 - Low to high transition of SDA when SCL is high.
 Generated by Master only.

Data Validity




Data must be valid when SCL is high Data can change when SCL is low


Acknowledge Response from Receiver




• Lack of an acknowledge from the receiver can indicate an error or that the receiver is busy

I²C Protocol – Addressing





EEPROM Page Block Selection




24XX16: A2, A1, and A0 are NC (no-connect). Page block is selected using 3 address bits in subordinate/slave address field of command.


24XX04: A0 is NC (A2:A1 pins identify one of four devices possible on the I²C bus). Device is selected using most significant 2 address bits in subordinate/slave address byte (these must match the strapping of A2 and A1 pins on the chip). Page block is selected using A0 address bit in subordinate/slave address field of command.


EEPROM Internal Address Pointer

For the 24XX16, an 11-bit internal address pointer uniquely identifies the addressed memory cell within the EEPROM




Write Operations






Read Operations




Read Operations

Random Read



Sequential Read



I2C Bit Banging

* I2C BU *	ISS Interfa	ace routines	
*			
* Genera *	ate a STAF	RT condition &	TX char in A
?ICstrt	SETB	P3.4	SDA = 1
	SETB NOP	P1.0	SCL = 1
	CLR NOP	P3.4	SDA = 0 - START
*	CLR	P1.0	SCL = 0 - Ready for
* Send 8	bit charac	cter in A	
?ICsend	MOV	R7,#8	8 bits per byte
?1	RLC	Α	Get next bit to send
	MOV	P3.4,C	Write bit to data line
	SETB NOP	P1.0	Toggle CLOCK high Waste time
	CLR	P1.0	Toggle CLOCK low
	DJNZ	R7,?1	Send all bits
	SETB	P3.4	Release DATA line
	SETB NOP	P1.0	9'th clock
	MOV	C,P3.4	Get ACK bit
	CLR RET	P1.0	Return clock LOW

*										
* Read 8 bits of data into ACC										
?ICread ?2	MOV SETB NOP MOV RLC CLR DJNZ RET	R7,#8 P1.0 C,P3.4 A P1.0 R7,?2	8 bits per byte Set clock high Get bit Shift it over Reset bit Do them all							
* Send an ACK to the remote										
?ICack	CLR SETB NOP CLR SETB RET	P3.4 P1.0 P1.0 P3.4	Zero DATA Raise CLOCK Lower CLOCK Release DATA							

Note: Other I²C libraries for SDCC are available on the Internet

Other

- Wear leveling
- Over-provisioning, spare blocks/sectors
- Write amplification
- Data buffering/battery backup

Learning Check

- 1. What is the benefit of the page write feature?
- 2. Consider the following:
 - Assume initial state of EEPROM cells 0x00-0xFF is 0xFF

0x 00	0x 01			0x 06						
0x FF		1	l	0x FF						0x FF

- Now perform page write at address 0x09 with data bytes 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09.
- What does the EEPROM contain after the page write?

LCDs Liquid Crystal Displays

LCD Types and Connectors

Graphic and Alphanumeric/Character/Text



























Text/Alphanumeric LCDs with No Backlight







LCD Lecture Notes

Each LCD display location where a character can be displayed has a unique address in display data RAM (DDRAM). To display a character on the LCD, write the character code to the appropriate address in DDRAM. The DDRAM addresses for the DMC20434 (20x4) LCD are mapped to the LCD panel as in Figure 1. The DDRAM addresses for the DMC16433 (16x4) LCD are similar to the DMC20434.

00	01	02	03	04	05	06	07	08	09	0 A	0B	0C	0D	0E	0F	10	11	12	13
40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F	50	51	52	53
14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	20	21	22	23	24	25	26	27
54	55	56	57	58	59	5 A	5B	5C	5D	5E	5F	60	61	62	63	64	65	66	67


Figure 1: 20x4 LCD Addresses (given in hexadecimal)

The DDRAM addresses for the 16x1 LCD are mapped to the LCD panel as follows:




Figure 2: 16x1 LCD Addresses (given in hexadecimal)

HD44780U Block Diagram



LCD Module Block Diagram



LCD Module Pin Assignments

No.	Symbol	Level	Function
1	Vss	<u> 223</u>	Power Supply (0V, GND)
2	Vcc	. 	Power Supply for Logic
3	VEE	255 2	Power Supply for LCD Drive
4	RS	H/L	Register Select Signal
5	R/W	H/L	Read/Write Select Signal H: Read L: Write
6	E	H/L	Enable Signal (No pull-up Resister)
7	DB0	H/L	Data Bus Line / Non-connection at 4-bit operation
8	DB1	H/L	Data Bus Line / Non-connection at 4-bit operation
9	DB2	H/L	Data Bus Line / Non-connection at 4-bit operation
10	DB3	H/L	Data Bus Line / Non-connection at 4-bit operation
11	DB4	H/L	Data Bus Line
12	DB5	H/L	Data Bus Line
13	DB6	H/L	Data Bus Line
14	DB7	H/L	Data Bus Line

LCD Module Contrast Adjustment

LCD Notes (1)


Adding an LCD to your embedded system consists of two steps:

- 1. Designing the hardware interface, ensuring timing requirements are met
- 2. Designing the LCD driver code

LCD Types: Alphanumeric and Graphic

- Alphanumeric displays allow you to control screen in groups of pixels called character codes.
- Graphic LCDs allow you to control individual pixels on the display, which enables much more detail to be displayed; however, more complex firmware is required in order to control the graphic display.

Processor-LCD interface



LCD Notes (2)

Optrex LCD modules (with Hitachi HD44780 LCD controller)

- Module pinout has 14-pins, standard interface
- Make sure contrast V_{EE} is set properly (many people find that ground works ok; could use potentiometer)
- Hook up LCD module D0-D7 to Port 0 on 8051
- RS selects instruction register or data register
- R/W# selects read or write operation
- Timing requirements for RS and R/W# are identical. Could potentially use processor address lines or general purpose port pins for these two control signals.
- Keep E low except when talking with LCD; otherwise, unwanted LCD changes will occur.

Memory Mapping

- Communicate with I/O with memory read (/RD) and write (/WR) commands
- Use MOVX command to talk with LCD (in C code, use pointers)

LCD interface solutions

- Simple solution exists
- Study the timing waveforms of the LCD controller and of the processor
- Verify timing of your solution; verify E low except when talking with LCD

LCD Notes (3)

Benefit of using memory mapped I/O: can use standard pointers to access I/O registers

Review initialization sequence for HD44780

- HD44780 can communicate using either an 8-bit or a 4-bit interface. 4-bit interface good for interfacing to
 microcontrollers with few I/O pins. HD44780 comes up in 4-bit mode and must be switched to 8-bit mode.
 Lower 4 bits of the Function Set instruction are don't cares during first part of initialization.
- Can use delay(x) library function. Delays for x milliseconds. You can always wait longer than the minimum you can wait twice as long as specified, if not in a hurry.
- Must remember to turn LCD display on (D bit).


Must poll the busy flag (BF) or ensure LCD has had enough time to complete previous command. Read the register containing the busy flag and mask it off. Busy flag polling only works after first few initialization commands have completed.


```
while (busy flag == 1); // wait for LCD ready (pseudocode)
```

LCD Controller AC Characteristics


Parameter	Symbol	Conditions	Min.	Max.	Units
Enable Cycle Time	tcyc	Fig.1, 2	500	120	ns
Enable Pulse Width	PWEH	Fig.1, 2	230	5 	ns
Enable Rise/Fall Time	ter, tef	Fig.1, 2	Ψ.	20	ns
Address Setup Time	tas	Fig.1, 2	40	:=	ns
Address Hold Time	tан	Fig.1, 2	10	=	ns
Write Data Setup Time	tosw	Fig.1	80	£ .	ns
Write Data Hold Time	tonw	Fig.1	10	<u>;=</u>	ns
Read Data Delay Time	todr	Fig.2	10 00	160	ns
Read Data Hold Time	tone	Fig.2	5	: -	ns

LCD Controller Bus Timing






LCD Controller Write Timing



LCD Controller Read Timing



Basic Processor XRAM Write Cycle




Figure 3-4
External Data Memory Write Cycle

Basic Processor XRAM Read Cycle




Figure 3-3 External Data Memory Read Cycle

Table 4 Correspondence between Character Codes and Character Patterns (ROM Code: A00)

Lower Bits		0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	11
xxxx0000	CG RAM (1)			0	9	P	*	P				-	9	Ę	Οζ	ľ
xxxx0001	(2)		I	1	A	Q	а	9			0	7	Ŧ	4	ä	Ç
xxxx0010	(3)		П	2	В	R	Ь	r			19-83	1	ij	×	ß	É
xxxx0011	(4)		#	3	C	5	c	s			J	ゥ	Ŧ	E	ε	ě
xxxx0100	(5)		\$	4	D	T	d	t.			٧.	I	ŀ	t	Ы	3
xxxx0101	(6)		%	5	E	U	e	u		0 0		7	t	1	S	
xxxx0110	(7)		&	6	F	Ų	f	Ų			Ŧ	力	_	目	ρ	
xxxx0111	(8)		2	7	G	W	9	W			7	丰	Z	ħ	q	
xxxx1000	(1)		(8	H	X	h	×			4	7	末	'n	Ţ	
xxxx1001	(2))	9	I	Y	i	ч			Ċ	力	J	ıL	-1	I
xxxx1010	(3)		*		J	Z	j	Z			I		ń	V	j	
xxxx1011	(4)		+	5	K		k	{			Ħ	Ħ	E		×	
xxxx1100	(5)		2	<	L	¥	1	3 8			tr	Ð	J	7	4	
xxxx1101	(6)		_		M		M	}			ュ	Z	ጎ	b	Ł	8
xxxx1110	(7)			>	N	^	n	÷			3	t	市	Ç.	ñ	
xxxx1111	(8)		1	?	0		o	+			·IJ	IJ	Ţ	8	ö	

Note: The user can specify any pattern for character-generator RAM.

Table 6 Instructions

					Co	ode						Execution Time (max) (when f _{op} or	
Instruction	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description	f _{osc} is 270 kHz)	
Clear display	0	0	0	0	0	0	0	0	0	1	Clears entire display and sets DDRAM address 0 in address counter.		
Return home	0	0	0	0	0	0	0	0	1	-	Sets DDRAM address 0 in address counter. Also returns display from being shifted to original position. DDRAM contents remain unchanged.	1.52 ms	
Entry mode set	0	0	0	0	0	0	0	1	I/D	S	Sets cursor move direction and specifies display shift. These operations are performed during data write and read.	37 µs	
Display on/off control	0	0	0	0	0	0	1	D	С	В	Sets entire display (D) on/off, cursor on/off (C), and blinking of cursor position character (B).	37 μs	
Cursor or display shift	0	0	0	0	0	1	S/C	R/L		_	Moves cursor and shifts display without changing DDRAM contents.	37 µs	
Function set	0	0	0	0	1	DL	N	F		_	Sets interface data length (DL), number of display lines (N), and character font (F).	37 µs	
Set CGRAM address	0	0	0	1	ACG	ACG	ACG	ACG	ACG	ACG	Sets CGRAM address. CGRAM data is sent and received after this setting.	37 µs	
Set DDRAM address	0	0	1	ADD	Sets DDRAM address. DDRAM data is sent and received after this setting.	37 µs							
Read busy flag & address	0	1	BF	AC	Reads busy flag (BF) indicating internal operation is being performed and reads address counter contents.	0 µs							

HD44780U

Table 6 Instructions (cont)

			Code			Execution Time (max) (when f _{op} or
Instruction	RS	R/W	DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0	Descrip	otion	f _{osc} is 270 kHz)
Write data to CG or DDRAM	1	0	Write data	Writes of CGRAM	lata into DDRAM or 1.	37 μs t _{ADD} = 4 μs*
Read data from CG or DDRAM	1	1	Read data	Reads of CGRAM	data from DDRAM or 1.	37 μs t _{ADD} = 4 μs*
	S/C R/L R/L	= 1: = 0: = 1: = 0: = 1: = 0: = 1: = 1: = 1: = 0:	Increment Decrement Accompanies display shift Display shift Cursor move Shift to the right Shift to the left 8 bits, DL = 0: 4 bits 2 lines, N = 0: 1 line 5 × 10 dots, F = 0: 5 × 8 dots Internally operating Instructions acceptable	ACG: ADD: (cc ad AC: Ac	d: Display data RAM d: Character generator RAM	Execution time changes when frequency changes Example: When f_{cp} or f_{osc} is 250 kHz, $_{37~\mu s} \times \frac{270}{250} = 40~\mu s$

Note: — indicates no effect.

* After execution of the CGRAM/DDRAM data write or read instruction, the RAM address counter is incremented or decremented by 1. The RAM address counter is updated after the busy flag turns off. In Figure 10, t_{ADD} is the time elapsed after the busy flag turns off until the address counter is updated.

Initialization by Instruction




Figure 25 8-Bit Interface

HD44780U

Table 5 Relationship between CGRAM Addresses, Character Codes (DDRAM) and Character Patterns (CGRAM Data)

Character Codes (DDRAM data)	CGRAM Address Character Patterns (CGRAM data)	
7 6 5 4 3 2 1 0 High Low	5 4 3 2 1 0	
0 0 0 0 * 0 0 0	0 0 0 0	Character pattern (1) Cursor position
0 0 0 0 * 0 0 1	0 0 0 0	Character pattern (2) Cursor position
0 0 0 0 * 1 1 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	

Custom Characters

DDRAM contains the information that is to be displayed on the LCD screen. The LCD controller is responsible for converting character codes stored in the DDRAM into pixels on the screen. The HD44780 LCD controller can display character patterns consisting of either blocks of 5x8 pixels or blocks of 5x10 pixels.

Predefined character patterns are stored in CGROM (character generator ROM)

Custom character patterns can be created and stored in CGRAM (character generator RAM)

To write characters to the screen:

- Set DDRAM address
- Write data (character code) to DDRAM

If using autoincrement, continue sending more data. Remember to poll busy flag between characters.

Polling busy flag just before writing a character is more efficient than polling immediately after writing a character.

To create custom user-defined characters:

- 1. Set CGRAM address (6 bit address has 3 bits for character code, 3 bits for row number)
- 2. Write data to CGRAM (most significant 3 bits set to 0, least significant 5 bits contain row data)

CGRAM addressing (CGRAM contains custom user-defined characters)

DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	ACG	ACG	ACG	ACG	ACG	ACG
		3-bit C	haracter Code	e # (0-7)	3.	bit Row # (0	/

How do you create the following 5x8 pixel character to character code 3 (binary 011) in CGRAM?

4	3	2	1	0	CGRAM Address	Data

Now, to display this character on the LCD screen, write character code 3 to DDRAM.

End of Lecture

- TA's will post limited office hour schedule over Fall Break
- Students review ARM slides and files posted on Canvas
- Watch recorded TA lecture on ARM if you haven't already
- Start Lab #4 (up through item #6, I²C + EEPROM basics)
- Should begin Lab 4 Part 2 elements as soon as done with Part 1
 - I2C interface and related elements may be done on either 8051 or ARM
 - Memory mapped LCD interface and related elements should be done on 8051
- Attach .c, .h, .rst, .mem, .map, schematics when asking questions