


Indian Institute of Technology Gandhinagar

Formal Verification of RISC-V Processor


Presented by: Shruti Prakash Gupta

Direct Verification





Formal Verification



Pormal Verification: Introduction

Formal Verification Technique

- 1. A technique to validate the functional correctness of (hardware) designs.
- 2. Requires mathematical model of the system
- 3. Exercises all possible inputs and checks validity of outputs generated

FV Tools and Environment

- 1. Generate constrained-random test stimulus
- 2. Ensure 100% test coverage for the given inputs
- Validate the provided properties (assertions) derived from the design specifications

1 Formal Verification Test Environment

- System Verilog Constructs and Semantics
- Jasper Gold Environment
- Report Format and Analysis

System Verilog Constructs and Semantics

SV Property:

- property (@(condition) a |=> b);
- Includes trigger signal (or condition) & behaviour


Concurrent Assumptions & Assertions:

- property (@(posedge clk) disable iff (reset) a ##2 b |=> c);
- Triggered at clock edge & disabled at reset
- May include delay constructs
- Assumption Restricts & Assertion Validates


SV Covers:

- property (@(posedge clk) disable iff (reset) a ##2 b);
- Used to witness a condition sanity check

Jasper Gold Test Environment



Report Format and Analysis



2

Design Under Test & Test Methodology

- RISC V RV32IM
- Pipelined Structure of DUT
- Stages with Abstraction for Verification
- Combinational Block Verification with FV
- Assume Guarantee Method

RISC V - RV32IM

- This Processor is based on RISC V 32 bit ISA
- Both Data and Instruction sizes are 32-bit
- IM extension Standard Extension for Integer Multiplication and Division
- Following Instructions Supported

Register Tupe

- ADD, SUB
- SLT, SLTU
- XOR, AND, OR
- MUL, MULH. MULHSU, MULHU
- DIV, DIVU, REM, REMU


Immediate Type

- ADDI,
- SLTI, SLTIU
- XORI, ORI, ANDI
- SLL, SRL, SRA
 SLLI, SRLI, SRAI


Load, Store & Branch

- LB, LH, LW
- LBU, LHU
- SB, SH, SW
- BEQ, BNE
- BLT, BGE
- BLTU, BGEU
- LUI, AUIPC
- JAL, JALR


DUT Pipeline




Verification Method: Abstraction



Assume Guarantee



Combinational Block Verif with FV



3

Debugging and Verification with FV

- Assumption and Assertion Highlights
- Report Analysis Proven & Undetermined Properties
- Inconclusive Property Depth Analysis
- Debugging & Design with FV

Assumptions & Assertions Highlights

```
1. pc inc prop:
(!(branch taken w \parallel (id alu op r == `ALU DIV)), pc curr = iaddr o)
=> iaddr o == (pc curr + 4);
2. prop ex hazard b:
(((id_rb_index_w == ex_rd_index_r) && (id_rb_index_w != 5'd0)),
rb val 1 = ex alu res r) = (exe rb r = rb val 1);
3. prop br br not allowed:
@(posedge clk i) disable iff (reset i) branch taken w = 1 branch taken w;
```

Assumptions & Assertions Highlights


```
4. prop beg fail:
(id branch r == `BR EQ) && (!taken(id_ra_value_r, id_rb_value_r, id_imm_r,
id op imm r, 'BR EQ, branch taken w))
|=>!branch taken w;
5. prop or:
(((id alu op r == ALU OR) \&\& (!branch taken w)),
result or = alu out (id ra value r, id rb value r, id a signed r,
id b signed r, id imm r, id op imm r, id alu op r, id next pc r))
|=> (ex alu res r == result or);
```

Proven & Undetermined Properties

Individual Blocks Active


Stage	# of Assumptions	# of Assertions	# of Covers	# of Undetermined Properties	Max time for Convergence (in sec)	Failures Encountered while Verif
IF/ID Stage	13	6	52	O	0.4	1. Stall signal design 2. Wire vs Reg Error
Execute Stage	27	26	153	3	7.5	1. Divide operation errors - special cases & stall 2. Stall signal does not affect PC
Memory Stage	1	4	13	0	0.0	Incorrect value passed to hazard detect stage
Hazard Detection Stage	5	6	24	0	0.2	1. Memory word error - selection between memory & execute stage value

Inconclusive Property Depth Analysis



Debugging & Design with FV

Wire vs Register - Value reaching at different instances




Proven & Undetermined Properties

Complete RTL Active

Stage	# of Assumptions	# of Assertions	# of Covers	# of Undetermined Properties	Max time for Convergence (in sec)	Failures Encountered while Verif
IF/ID Stage	10	6	43	0	6.6	1. Stall signal design 2. Extra delay due to WB stage
Execute Stage	10	26	104	3	114.5	1. Divide operation errors - on the fly value change
Memory Stage	10	4	38	0	0.8	-
Hazard Detection Stage	10	6	44	0	0.2	1. Incorrect data passed from curr-2 instr


Debugging & Design with FV


Signal Delayed by one Cycle - Due to extra stage



Debugging & Design with FV

Unconstrained Signal Changing Value on the Fly






4

Coverage Analysis

- Checking the Completeness of Testbench
 - Jasper Gold Coverage App
 - Coverage Waivers
- Comparison with Direct Verification

Coverage Report with Jasper Coverage App



PC bits - deadcode

Multiplier inputs non-exhaustive

Memory data non-exhaustive

Coverage Waivers

-) Waiver Tags
 - Unused Signal (Direct Assignment to Unused Signal)
 - Id_rd_index_r not used in hazard detection stage
 - Unused Signal (Data Memory Abstracted)
 - Outputs to the Data memory are not restricted as Data memory is abstracted
 - ISA Restrictions
 - Invalid Combinations of Instructions
 - Architecture Requirements
 - Deadcode in PC: 2 LSB bits

Comparing Formal with Direct Verification

Direct Verification

- Testbench with direct test cases required
- Simulator (or Reference design) needed to generate Golden Output
- Difficult to debug internal signals
- Undetermined Coverage metric generation

Formal Verification

- 46 Assumptions & 42
 Assertions constitute the testbench
- Assertions used to check output validity
- Jasper Gold Environment provides easy signal load-store tracking
- Coverage metric generated with waivers

THANK YOU

References

- RISC-V Instruction Set Manual
- jaspergold_apps_userguide.pdf
- jaspergold_cov_userguide.pdf
- SystemVerilog Assertions (SVA) Constructs
- S. Roy, H. Iwashita & T. Nakata "Formal Verification based on Assume and Guarantee Approach - A Case Study" in Proceedings of ASP-DAC 2000, Asia and South Pacific Design Automation Conference 2000, Yokohama, Japan