

# **JEDEC STANDARD**

---

## **Addendum No. 1 to JESD209-4 Low Power Double Data Rate 4X (LPDDR4X)**

---

### **JESD209-4-1B** (Revision of JESD209-4-1A, February 2021)

**May 2025**

---

**JEDEC SOLID STATE TECHNOLOGY ASSOCIATION**



## NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

All risk and liability relating to the use of JEDEC standards is assumed by the user, who agrees to indemnify and hold JEDEC harmless.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or refer to [www.jedec.org](http://www.jedec.org) under Standards and Documents for alternative contact information.

Copyright © JEDEC Solid State Technology Association 2025. All rights reserved.

JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

PRICE: Contact JEDEC  
3103 10th Street North, Suite 240S, Arlington, VA 22201

DO NOT VIOLATE  
THE  
LAW!

This document is copyrighted by JEDEC and may not be  
reproduced without permission.

For information, contact:

JEDEC Solid State Technology Association  
3103 10th Street North  
Suite 240S  
Arlington, VA 22201  
<https://www.jedec.org/contact>

This page intentionally left blank

**Addendum No. 1 to JESD209-4 - Low Power Double Data Rate 4X (LPDDR4X)****Contents**

|   | <b>Page</b> |
|---|-------------|
| <b>1 Scope .....</b>  | <b>1</b>    |
| <b>2 Package Ballout and Pin Definition .....</b>                                   | <b>2</b>    |
| 2.1 Pad Order.....  | 2           |
| 2.2 Single Channel Pad Order .....  | 3           |
| 2.3 LPDDR4X packages .....  | 4           |
| 2.3.1 LPDDR4 34x34 Quad x16 Channel (Fits 14x14 0.4 mm Pitch) – using MO-317A ..... | 4           |
| 2.3.2 144-ball ePoP MCP One-Channel FBGA (Top View) using MO-323A .....             | 5           |
| 2.3.3 200-ball x32 Discrete Package, 0.80 mm x 0.65 mm using MO-311 .....           | 6           |
| 2.3.4 432-ball x64 HDI Discrete Package, 0.50 mm x 0.50 mm (MO-313) .....           | 7           |
| 2.3.5 254-ball e•MMC MCP Two-Channel FBGA (Top View) using MO-276 .....             | 8           |
| 2.3.6 254-ball UFS MCP Two-Channel FBGA (Top View) using MO-276 .....               | 9           |
| 2.4 Pad Definition and Description .....  | 13          |
| 2.5 Mode Register Definition .....  | 14          |
| 2.5.1 MR0 Register Information (MA[7:0] = 00H) .....                                | 15          |
| 2.5.2 MR3 Register Information (MA[7:0] = 03H).....                                 | 16          |
| 2.5.3 MR12 Register Information (MA[7:0] = 0C <sub>H</sub> ) .....                  | 17          |
| 2.5.4 MR14 Register Information (MA[7:0] = 0E <sub>H</sub> ) .....                  | 19          |
| 2.5.5 MR21 Register Information (MA[7:0] = 15H).....                                | 21          |
| 2.5.6 MR22 Register Information (MA[7:0] = 16H).....                                | 22          |
| 2.5.7 MR51 Register Information (MA[7:0] = 33H).....                                | 24          |
| <b>3 Command Definitions and Timing Diagrams.....</b>                               | <b>25</b>   |
| 3.1 Pull Up/Pull Down Driver Characteristics and Calibration .....                  | 25          |
| 3.2 ODT Mode Register and ODT Characteristics .....                                 | 26          |
| 3.2 ODT Mode Register and ODT Characteristics (cont'd).....                         | 27          |
| 3.3 On Die Termination for DQ, DQS and DMI .....                                    | 28          |
| 3.4 Output Driver and Termination Register Temperature and Voltage Sensitivity..... | 30          |
| 3.5 Single-ended Mode for Clock and Strobe .....                                    | 31          |
| 3.5.1 Combination of Mode Register Setting and ODT Termination .....                | 31          |
| 3.5.2 Restriction of Single-ended Mode .....  | 32          |
| 3.5.3 Switching Sequence between Differential and Single-ended.....                 | 32          |
| 3.5.4 VRCG Enable Timing.....   | 37          |
| 3.5.5 Command Bus Training Procedure .....  | 39          |
| 3.5.6 Mode Register Function with Two Physical Registers .....                      | 42          |
| 3.5.7 Reference Level for Single-ended Mode.....                                    | 43          |
| 3.5.8 AC Parameters for Single Ended (SE) .....                                     | 44          |
| <b>4 AC and DC Operating Conditions.....</b>  | <b>45</b>   |
| 4.1 Recommended DC Operating Conditions for Low Voltage .....                       | 45          |
| 4.2 Single Ended Output Slew Rate.....  | 45          |

**Addendum No. 1 to JESD209-4 - Low Power Double Data Rate 4X (LPDDR4X)****Contents (cont'd)**

|          |  |           |
|----------|--|-----------|
| 4.3      | Differential Output Slew Rate .....                                | 46        |
| <b>5</b> | <b>V<sub>REF</sub> Specifications .....</b>                        | <b>47</b> |
| 5.1      | CA Internal V <sub>REF</sub> Specifications .....                  | 47        |
| <b>6</b> | <b>Power-up, Initialization, and Power-off Procedure .....</b>     | <b>49</b> |
| <b>7</b> | <b>ODT Mode Register and ODT State Table .....</b>                 | <b>50</b> |
| <b>8</b> | <b>Core Timing .....</b>   | <b>51</b> |
|          | <b>Annex A — (Informative) Differences between Revisions .....</b> | <b>52</b> |
| A.1      | Differences between JESD209-4-1B and JESD209-4-1A .....            | 52        |
| A.2      | Differences between JESD209-4-1A and JESD209-4-1 .....             | 52        |

**List of Figures**

|  | <b>Page</b> |
|--|-------------|
| Figure 1 — On Die Termination for CA .....   | 26          |
| Figure 2 — On Die Termination .....  | 28          |
| Figure 3 — Differential to SE CK and Write DQS - FSP Switching Timing CKE=High .....     | 33          |
| Figure 4 — SE to Differential CK and Write DQS - FSP Switching Timing CKE=High .....     | 34          |
| Figure 5 — Differential to SE CK and Write DQS - FSP Switching Timing CKE=Low .....      | 35          |
| Figure 6 — SE to Differential CK and Write DQS - FSP Switching Timing CKE=Low .....      | 36          |
| Figure 7 — VRCG Status Change to High Current Mode: Single-ended Clock Case .....        | 37          |
| Figure 8 — VRCG Status Change to High Current Mode: Differential Clock Case .....        | 37          |
| Figure 9 — Write DQS Mode Changes from Differential to Single-ended for x16 Device ..... | 39          |
| Figure 10 — Write DQS Mode Changes from Differential to Single-ended for x8 Device ..... | 40          |
| Figure 11 — Write DQS Mode Changes from Single-ended to Differential for x8 Device ..... | 41          |
| Figure 12 — Reference Point of CK <sub>t</sub> .....                                     | 43          |
| Figure 13 — Reference Point of DQS <sub>t</sub> .....                                    | 43          |
| Figure 14 — Single Ended Output Slew Rate Definition .....                               | 45          |
| Figure 15 — Differential Output Slew Rate Definition .....                               | 46          |

**Addendum No. 1 to JESD209-4 - Low Power Double Data Rate 4X (LPDDR4X)****Contents (cont'd)****List of Tables**

|  | <b>Page</b> |
|--|-------------|
| Table 1 — Pad Definition and Description .....   | 13          |
| Table 2 — Mode Register Assignment in LPDDR4 SDRAM .....   | 14          |
| Table 3 — $V_{REF}$ Settings for Range[0] and Range[1] .....   | 18          |
| Table 4 — $V_{REF}$ Settings for Range[0] and Range[1] .....   | 20          |
| Table 5 — LPDDR4X Byte Mode Device (MR11 OP[6:4] $\neq$ 000B Case).....  | 23          |
| Table 6 — Pull-down Driver Characteristics, with ZQ Calibration.....   | 25          |
| Table 7 — Terminated Pull-Up Characteristics, with ZQ Calibration .....  | 25          |
| Table 8 — Terminated Valid Calibration Points .....  | 25          |
| Table 9 — ODT DC Electrical Characteristics (Assuming $RZQ = 240\ \Omega \pm 1\%$ over the<br>Entire Operating Temperature Range after a Proper ZQ Calibration).....   | 27          |
| Table 10 — ODT DC Electrical Characteristics (Assuming $RZQ = 240\ \Omega \pm 1\%$ over the<br>Entire Operating Temperature Range after a Proper ZQ Calibration) ..... | 29          |
| Table 11 — Output Driver and Termination Register Sensitivity Definition.....  | 30          |
| Table 12 — Output Driver and Termination Register Temperature and Voltage Sensitivity .....  | 30          |
| Table 13 — ODT Status for Single-ended Mode for Clock and Strobe .....   | 31          |
| Table 14 — SE from/to Differential FSP and Additional Period for MRW AC Timing .....   | 38          |
| Table 15 — Mode Register Function with Two Physical Registers .....  | 42          |
| Table 16 — Delta CK and DQS Specification .....  | 44          |
| Table 17 — Recommended DC Operating Conditions .....   | 45          |
| Table 18 — Output Slew Rate (Single-ended) for 0.6 V $V_{DDQ}$ .....   | 45          |
| Table 19 — Differential Output Slew Rate for 0.6 V $V_{DDQ}$ .....   | 46          |
| Table 20 — CA Internal $V_{REF}$ Specifications.....   | 47          |
| Table 21 — DQ Internal $V_{REF}$ Specifications.....   | 48          |
| Table 22 — MRS Default Settings .....  | 49          |
| Table 23 — Command Bus ODT State.....  | 50          |
| Table 24 — Core Timing.....  | 51          |

This page intentionally left blank



## **Addendum No. 1 to JESD209-4 - Low Power Double Data Rate 4X (LPDDR4X)**

(From JEDEC Board Ballot JCB-25-28, formulated under the cognizance of the JC-42.6 Subcommittee on Low Power Memories, item 1847.30).

---

### **1 Scope**

---

This document defines the LPDDR4 standard, including features, functionalities, AC and DC characteristics, packages, and ball/signal assignments. The purpose of this standard is to define the minimum set of requirements for a JEDEC compliant 16-bit per channel SDRAM device with either one or two channels. LPDDR4 dual channel device density ranges from 4 Gb through 32 Gb and single channel density ranges from 2 Gb through 16 Gb. This document was created using aspects of the following standards: DDR2 (JESD79-2), DDR3 (JESD79-3), DDR4 (JESD79-4), LPDDR (JESD209), LPDDR2 (JESD209-2), and LPDDR3 (JESD209-3).

Each aspect of the standard was considered and approved by committee ballot(s). The accumulation of these ballots was then incorporated to prepare the LPDDR4 standard.

This addendum defines LPDDR4X specifications that supersede the LPDDR4 Standard (JESD209-4) to enable low  $V_{DDQ}$  operation of LPDDR4X devices to reduce power consumption.

## 2 Package Ballout and Pin Definition

### 2.1 Pad Order

| Ch. A Top |          |              |           | Ch. B Top |          |              |           |
|-----------|----------|--------------|-----------|-----------|----------|--------------|-----------|
| 1         | VDD2     | 41           | VDD2      | 101       | VDD2     | 141          | VDD2      |
| 2         | VSS      | 42           | CKE_A     | 102       | VSS      | 142          | CKE_B     |
| 3         | VDD1     | 43           | CS_A      | 103       | VDD1     | 143          | CS_B      |
| 4         | VDD2     | 44           | VSS       | 104       | VDD2     | 144          | VSS       |
| 5         | VSS      | 45           | CA1_A     | 105       | VSS      | 145          | CA1_B     |
| 6         | VSSQ     | 46           | CA0_A     | 106       | VSSQ     | 146          | CA0_B     |
| 7         | DQ8_A    | 47           | VDD2      | 107       | DQ8_B    | 147          | VDD2      |
| 8         | VDDQ     | 48           | ODT(ca)_A | 108       | VDDQ     | 148          | ODT(ca)_B |
| 9         | DQ9_A    | 49           | VSS       | 109       | DQ9_B    | 149          | VSS       |
| 10        | VSSQ     | 50           | VDD1      | 110       | VSSQ     | 150          | VDD1      |
| 11        | DQ10_A   | 51           | VSSQ      | 111       | DQ10_B   | 151          | VSSQ      |
| 12        | VDDQ     | 52           | DQ7_A     | 112       | VDDQ     | 152          | DQ7_B     |
| 13        | DQ11_A   | 53           | VDDQ      | 113       | DQ11_B   | 153          | VDDQ      |
| 14        | VSSQ     | 54           | DQ6_A     | 114       | VSSQ     | 154          | DQ6_B     |
| 15        | DQS1_t_A | 55           | VSSQ      | 115       | DQS1_t_B | 155          | VSSQ      |
| 16        | DQS1_c_A | 56           | DQ5_A     | 116       | DQS1_c_B | 156          | DQ5_B     |
| 17        | VDDQ     | 57           | VDDQ      | 117       | VDDQ     | 157          | VDDQ      |
| 18        | DMI1_A   | 58           | DQ4_A     | 118       | DMI1_B   | 158          | DQ4_B     |
| 19        | VSSQ     | 59           | VSSQ      | 119       | VSSQ     | 159          | VSSQ      |
| 20        | DQ12_A   | 60           | DMIO_A    | 120       | DQ12_B   | 160          | DMIO_B    |
| 21        | VDDQ     | 61           | VDDQ      | 121       | VDDQ     | 161          | VDDQ      |
| 22        | DQ13_A   | 62           | DQS0_c_A  | 122       | DQ13_B   | 162          | DQS0_c_B  |
| 23        | VSSQ     | 63           | DQS0_t_A  | 123       | VSSQ     | 163          | DQS0_t_B  |
| 24        | DQ14_A   | 64           | VSSQ      | 124       | DQ14_B   | 164          | VSSQ      |
| 25        | VDDQ     | 65           | DQ3_A     | 125       | VDDQ     | 165          | DQ3_B     |
| 26        | DQ15_A   | 66           | VDDQ      | 126       | DQ15_B   | 166          | VDDQ      |
| 27        | VSSQ     | 67           | DQ2_A     | 127       | VSSQ     | 167          | DQ2_B     |
| 28        | ZQ       | 68           | VSSQ      | 128       | RESET_n  | 168          | VSSQ      |
| 29        | VDDQ     | 69           | DQ1_A     | 129       | VDDQ     | 169          | DQ1_B     |
| 30        | VDD2     | 70           | VDDQ      | 130       | VDD2     | 170          | VDDQ      |
| 31        | VDD1     | 71           | DQ0_A     | 131       | VDD1     | 171          | DQ0_B     |
| 32        | VSS      | 72           | VSSQ      | 132       | VSS      | 172          | VSSQ      |
| 33        | CA5_A    | 73           | VSS       | 133       | CA5_B    | 173          | VSS       |
| 34        | CA4_A    | 74           | VDD2      | 134       | CA4_B    | 174          | VDD2      |
| 35        | VDD2     | 75           | VDD1      | 135       | VDD2     | 175          | VDD1      |
| 36        | CA3_A    | 76           | VSS       | 136       | CA3_B    | 176          | VSS       |
| 37        | CA2_A    | 77           | VDD2      | 137       | CA2_B    | 177          | VDD2      |
| 38        | VSS      | Ch. A Bottom |           | 138       | VSS      | Ch. B Bottom |           |
| 39        | CK_c_A   |              |           | 139       | CK_c_B   |              |           |
| 40        | CK_t_A   |              |           | 140       | CK_t_B   |              |           |
| Ch. A Top |          |              |           | Ch. B Top |          |              |           |

NOTE 1 Applications are recommended to follow bit/byte assignments. Bit or Byte swapping at the application level requires review of MR and calibration features assigned to specific data bits/bytes.

NOTE 2 Additional pads are allowed for DRAM mfg-specific pads ("DNU"), or additional power pads as long as the extra pads are grouped with like-named pads.

NOTE 3 VDDQ pads ((#12, #21, #57, #66, #112, #121, #157, and #166) may be individually assigned to either VDDQ or VDD2. Please refer to vendor specification.

## 2.2 Single Channel Pad Order

| Top |         |        |         |
|-----|---------|--------|---------|
| 1   | VDD2    | 40     | CK_c    |
| 2   | VSS     | 41     | CK_t    |
| 3   | VDD1    | 42     | VDD2    |
| 4   | VDD2    | 43     | CKE     |
| 5   | VSS     | 44     | CS      |
| 6   | VSSQ    | 45     | VSS     |
| 7   | DQ8     | 46     | CA1     |
| 8   | VDDQ    | 47     | CA0     |
| 9   | DQ9     | 48     | VDD2    |
| 10  | VSSQ    | 49     | ODT(ca) |
| 11  | DQ10    | 50     | VSS     |
| 12  | VDDQ    | 51     | VDD1    |
| 13  | DQ11    | 52     | VSSQ    |
| 14  | VSSQ    | 53     | DQ7     |
| 15  | DQS1_t  | 54     | VDDQ    |
| 16  | DQS1_c  | 55     | DQ6     |
| 17  | VDDQ    | 56     | VSSQ    |
| 18  | DMI1    | 57     | DQ5     |
| 19  | VSSQ    | 58     | VDDQ    |
| 20  | DQ12    | 59     | DQ4     |
| 21  | VDDQ    | 60     | VSSQ    |
| 22  | DQ13    | 61     | DMI0    |
| 23  | VSSQ    | 62     | VDDQ    |
| 24  | DQ14    | 63     | DQS0_c  |
| 25  | VDDQ    | 64     | DQS0_t  |
| 26  | DQ15    | 65     | VSSQ    |
| 27  | VSSQ    | 66     | DQ3     |
| 28  | ZQ      | 67     | VDDQ    |
| 29  | VDDQ    | 68     | DQ2     |
| 30  | VDD2    | 69     | VSSQ    |
| 31  | RESET_n | 70     | DQ1     |
| 32  | VDD1    | 71     | VDDQ    |
| 33  | VSS     | 72     | DQ0     |
| 34  | CA5     | 73     | VSSQ    |
| 35  | CA4     | 74     | VSS     |
| 36  | VDD2    | 75     | VDD2    |
| 37  | CA3     | 76     | VDD1    |
| 38  | CA2     | 77     | VSS     |
| 39  | VSS     | 78     | VDD2    |
|     |         | Bottom |         |

- NOTE 1 Applications are recommended to follow bit/byte assignments. Bit or Byte swapping at the application level requires review of MR and calibration features assigned to specific data bits/bytes.
- NOTE 2 Additional pads are allowed for DRAM mfg-specific pads ("DNU"), or additional power pads as long as the extra pads are grouped with like-named pads.
- NOTE 3 VDDQ pads (#12, #21, #57, and #66) may be individually assigned to either VDDQ or VDD2. Please refer to vendor specification.
- NOTE 4 A RESET\_n pad is added. The RESET\_n pad location is vendor specific. See vendor device datasheets for details about RESET\_n pad location.

## 2.3 LPDDR4X packages

### 2.3.1 LPDDR4 34x34 Quad x16 Channel (Fits 14x14 0.4 mm Pitch) – using MO-317A

|    | 1     | 2     | 3        | 4        | 5     | 6         | 7     | 8      | 9      | 10    | 11    | 12     | 13     | 14       | 15       | 16     | 17      | 18    | 19     | 20       | 21       | 22     | 23     | 24    | 25    | 26     | 27     | 28    | 29        | 30    | 31       | 32       | 33    | 34    |    |
|----|-------|-------|----------|----------|-------|-----------|-------|--------|--------|-------|-------|--------|--------|----------|----------|--------|---------|-------|--------|----------|----------|--------|--------|-------|-------|--------|--------|-------|-----------|-------|----------|----------|-------|-------|----|
| A  | NC    | VDD2  | DQ3_A    | VSS      | DQ5_A | ODT(ca)_A | CA0_A | CS1_A  | CKE1_A | CA2_A | VSS   | VSS    | DQ13_A | VDD2     | VDD1     | DQ10_A | ZQ1_A   | ZQ1_D | DQ10_C | VDD1     | VDD2     | DQ13_C | VSS    | VSS   | CA2_C | CKE1_C | CS1_C  | CA0_C | ODT(ca)_C | DQ5_C | VSS      | DQ3_C    | VDD2  | NC    | A  |
| B  | VSS   | DQ2_A | VDDQ     | DM10_A   | VDDQ  | DQ7_A     | VDD2  | CS0_A  | CKE0_A | VDD2  | CA4_A | DQ15_A | VDDQ   | DM11_A   | DQ11_A   | VSS    | ZQ0_A   | ZQ0_D | VSS    | DQ11_C   | DM11_C   | VDDQ   | DQ15_C | CA4_C | VDD2  | CKE0_C | CS0_C  | VDD2  | DQ7_C     | VDDQ  | DM10_C   | VDDQ     | DQ2_C | VSS   | B  |
| C  | DQ0_A | VDDQ  | VSS      | VSS      | DQ4_A | VDDQ      | CA1_A | VDD2   | VSS    | CA3_A | VSS   | VDDQ   | DQ12_A | VSS      | VDDQ     | DQ9_A  | RESET_n | RFU   | DQ9_C  | VDDQ     | VSS      | DQ12_C | VDDQ   | VSS   | CA3_C | VSS    | VDD2   | CA1_C | VDDQ      | DQ4_C | VSS      | VSS      | VDDQ  | DQ0_C | C  |
| D  | VDD1  | DQ1_A | DQ30_1_A | DQ30_0_A | VSS   | DQ6_A     | VSS   | CK_1_A | CK_0_A | VSS   | CA5_A | DQ14_A | VSS    | DQ31_0_A | DQ31_1_A | VDDQ   | DQ8_A   | DQ8_C | VDDQ   | DQ31_1_C | DQ31_0_C | VSS    | DQ14_C | CA5_C | VSS   | CK_0_C | CK_1_C | VSS   | DQ6_C     | VSS   | DQ30_0_C | DQ30_1_C | DQ1_C | VDD1  | D  |
| E  | VDD2  | VSS   |          |          |       |           |       |        |        |       |       |        |        |          |          |        |         |       |        |          |          |        |        |       |       |        |        |       |           |       |          |          | VSS   | VDD2  | E  |
| F  | VDD2  | VDD2  |          |          |       |           |       |        |        |       |       |        |        |          |          |        |         |       |        |          |          |        |        |       |       |        |        |       |           |       |          |          | VDD2  | VDD2  | F  |
| G  | VSS   | VSS   |          |          |       |           |       |        |        |       |       |        |        |          |          |        |         |       |        |          |          |        |        |       |       |        |        |       |           |       |          |          | VSS   | VSS   | G  |
| H  | RFU   | RFU   |          |          |       |           |       |        |        |       |       |        |        |          |          |        |         |       |        |          |          |        |        |       |       |        |        |       |           |       |          |          | RFU   | RFU   | H  |
| J  | RFU   | RFU   |          |          |       |           |       |        |        |       |       |        |        |          |          |        |         |       |        |          |          |        |        |       |       |        |        |       |           |       |          |          | RFU   | RFU   | J  |
| K  | RFU   | RFU   |          |          |       |           |       |        |        |       |       |        |        |          |          |        |         |       |        |          |          |        |        |       |       |        |        |       |           |       |          |          | RFU   | RFU   | K  |
| L  | RFU   | RFU   |          |          |       |           |       |        |        |       |       |        |        |          |          |        |         |       |        |          |          |        |        |       |       |        |        |       |           |       |          |          | RFU   | RFU   | L  |
| M  | RFU   | RFU   |          |          |       |           |       |        |        |       |       |        |        |          |          |        |         |       |        |          |          |        |        |       |       |        |        |       |           |       |          |          | RFU   | RFU   | M  |
| N  | RFU   | RFU   |          |          |       |           |       |        |        |       |       |        |        |          |          |        |         |       |        |          |          |        |        |       |       |        |        |       |           |       |          |          | RFU   | RFU   | N  |
| P  | RFU   | RFU   |          |          |       |           |       |        |        |       |       |        |        |          |          |        |         |       |        |          |          |        |        |       |       |        |        |       |           |       |          |          | RFU   | RFU   | P  |
| R  | RFU   | RFU   |          |          |       |           |       |        |        |       |       |        |        |          |          |        |         |       |        |          |          |        |        |       |       |        |        |       |           |       |          |          | RFU   | RFU   | R  |
| T  | RFU   | RFU   |          |          |       |           |       |        |        |       |       |        |        |          |          |        |         |       |        |          |          |        |        |       |       |        |        |       |           |       |          |          | RFU   | RFU   | T  |
| U  | RFU   | RFU   |          |          |       |           |       |        |        |       |       |        |        |          |          |        |         |       |        |          |          |        |        |       |       |        |        |       |           |       |          |          | RFU   | RFU   | U  |
| V  | RFU   | RFU   |          |          |       |           |       |        |        |       |       |        |        |          |          |        |         |       |        |          |          |        |        |       |       |        |        |       |           |       |          |          | RFU   | RFU   | V  |
| W  | RFU   | RFU   |          |          |       |           |       |        |        |       |       |        |        |          |          |        |         |       |        |          |          |        |        |       |       |        |        |       |           |       |          |          | RFU   | RFU   | W  |
| Y  | RFU   | RFU   |          |          |       |           |       |        |        |       |       |        |        |          |          |        |         |       |        |          |          |        |        |       |       |        |        |       |           |       |          |          | RFU   | RFU   | Y  |
| AA | RFU   | RFU   |          |          |       |           |       |        |        |       |       |        |        |          |          |        |         |       |        |          |          |        |        |       |       |        |        |       |           |       |          |          | RFU   | RFU   | AA |
| AB | RFU   | RFU   |          |          |       |           |       |        |        |       |       |        |        |          |          |        |         |       |        |          |          |        |        |       |       |        |        |       |           |       |          |          | RFU   | RFU   | AB |
| AC | RFU   | RFU   |          |          |       |           |       |        |        |       |       |        |        |          |          |        |         |       |        |          |          |        |        |       |       |        |        |       |           |       |          |          | RFU   | RFU   | AC |
| AD | RFU   | RFU   |          |          |       |           |       |        |        |       |       |        |        |          |          |        |         |       |        |          |          |        |        |       |       |        |        |       |           |       |          |          | RFU   | RFU   | AD |
| AE | RFU   | RFU   |          |          |       |           |       |        |        |       |       |        |        |          |          |        |         |       |        |          |          |        |        |       |       |        |        |       |           |       |          |          | RFU   | RFU   | AE |
| AF | RFU   | RFU   |          |          |       |           |       |        |        |       |       |        |        |          |          |        |         |       |        |          |          |        |        |       |       |        |        |       |           |       |          |          | RFU   | RFU   | AF |
| AG | RFU   | RFU   |          |          |       |           |       |        |        |       |       |        |        |          |          |        |         |       |        |          |          |        |        |       |       |        |        |       |           |       |          |          | RFU   | RFU   | AG |
| AH | VSS   | VSS   |          |          |       |           |       |        |        |       |       |        |        |          |          |        |         |       |        |          |          |        |        |       |       |        |        |       |           |       |          |          | VSS   | VSS   | AH |
| AJ | VDD2  | VDD2  |          |          |       |           |       |        |        |       |       |        |        |          |          |        |         |       |        |          |          |        |        |       |       |        |        |       |           |       |          |          | VDD2  | VDD2  | AJ |
| AK | VDD2  | VSS   |          |          |       |           |       |        |        |       |       |        |        |          |          |        |         |       |        |          |          |        |        |       |       |        |        |       |           |       |          |          | VSS   | VDD2  | AK |
| AL | VDD1  | DQ1_B | DQ30_1_B | DQ30_0_B | VSS   | DQ6_B     | VSS   | CK_1_B | CK_0_B | VSS   | CA5_B | DQ14_B | VSS    | DQ31_0_B | DQ31_1_B | VDDQ   | DQ8_B   | DQ8_D | VDDQ   | DQ31_1_D | DQ31_0_D | VSS    | DQ14_D | CA5_D | VSS   | CK_0_D | CK_1_D | VSS   | DQ6_D     | VSS   | DQ30_0_D | DQ30_1_D | DQ1_D | VDD1  | AL |
| AM | DQ0_B | VDDQ  | VSS      | VSS      | DQ4_B | VDDQ      | CA1_B | VDD2   | VSS    | CA3_B | VSS   | VDDQ   | DQ12_B | VSS      | VDDQ     | DQ9_B  | VDD2    | VDD2  | DQ9_D  | VDDQ     | VSS      | DQ12_D | VDDQ   | VSS   | CA3_D | VSS    | VDD2   | CA1_D | VDDQ      | DQ4_D | VSS      | VSS      | VDDQ  | DQ0_D | AM |
| AN | VSS   | DQ2_B | VDDQ     | DM10_B   | VDDQ  | DQ7_B     | VDD2  | CS0_B  | CKE0_B | VDD2  | CA4_B | DQ15_B | VDDQ   | DM11_B   | DQ11_B   | VSS    | RFU     | RFU   | VSS    | DQ11_D   | DM11_D   | VDDQ   | DQ15_D | CA4_D | VDD2  | CKE0_D | CS0_D  | VDD2  | DQ7_D     | VDDQ  | DM10_D   | VDDQ     | DQ2_D | VSS   | AN |
| AP | NC    | VDD2  | DQ3_B    | VSS      | DQ5_B | ODT(ca)_B | CA0_B | CS1_B  | CKE1_B | CA2_B | VSS   | VSS    | DQ13_B | VDD2     | VDD1     | DQ10_B | RFU     | RFU   | DQ10_D | VDD1     | VDD2     | DQ13_D | VSS    | VSS   | CA2_D | CKE1_D | CS1_D  | CA0_D | ODT(ca)_D | DQ5_D | VSS      | DQ3_D    | VDD2  | NC    | AP |

NOTE 1 14 mm x 14 mm, 0.4 mm pitch.

NOTE 2 376 ball count, 34 rows.

NOTE 3 Top View, A1 in top left corner.

NOTE 4 ODT(ca)\_[x] balls are wired to ODT(ca)\_[x] pads of Rank 0 DRAM die. ODT(ca)\_[x] pads for other ranks (if present) are disabled in the package.

NOTE 5 Package Channel a and Channel d shall be assigned to die Channel A of different LPDDR4 die.

NOTE 6 DRAM die pad Vss and Vssq signals are combined to Vss package balls.

NOTE 7 Package requires dual channel die or functional equivalent of single channel die-stack.

## 2.3.2 144-ball ePoP MCP One-Channel FBGA (Top View) using MO-323A

|    | 1        | 2        | 3      | 4      | 5     | 6     | 7     | 8     | 9      | 10     | 11     | 12    | 13    | 14        | 15    | 16    | 17    | 18       | 19       |       |
|----|----------|----------|--------|--------|-------|-------|-------|-------|--------|--------|--------|-------|-------|-----------|-------|-------|-------|----------|----------|-------|
| A  | DNU      | VSSm     | VSSm   | VCCQm  | VSSm  | VSSm  | DAT5m | VCCQm | DAT0m  | CLKm   | VCCm   | DAT6m | VCCQm | DAT7m     | VCCQm | VSSm  | RSTm  | VSSm     | DNU      | eMMC  |
| B  | VSSm     | VSSm     | VCCm   | VSSm   | VDDI  | VCCm  | DAT1m | DAT4m | VSSm   | VCCQm  | VSSm   | DAT2m | DAT3m | VSSm      | DSm   | VSSm  | CMDm  | VCCm     | VSSm     | VCCQm |
| C  | VSSm     | VCCm     |        |        |       |       |       |       |        |        |        |       |       |           |       |       |       | VSSm     | VSSm     | VSSm  |
| D  | VSF1     | VSF3     |        |        |       |       |       |       |        |        |        |       |       |           |       |       |       | VSF5     | VSF8     |       |
| E  | VSF2     | VSF4     |        |        |       |       |       |       |        |        |        |       |       |           |       |       |       | VSF6     | VSF9     |       |
| F  | RESET_n  | VSS      |        |        |       |       |       |       |        |        |        |       |       |           |       |       |       | VSF7     | RFU      |       |
| G  | ZQ1_A    | ZQ0_A    |        |        |       |       |       |       |        |        |        |       |       |           |       |       |       | RFU      | RFU      |       |
| H  | VSS      | VSS      |        |        |       |       |       |       |        |        |        |       |       |           |       |       |       | VSS      | VSS      |       |
| J  | VDD1     | VDD1     |        |        |       |       |       |       |        |        |        |       |       |           |       |       |       | VDD1     | VDD1     |       |
| K  | VDD2     | VDD2     |        |        |       |       |       |       |        |        |        |       |       |           |       |       |       | VDD2     | VDD2     |       |
| L  | VSS      | VDDQ     |        |        |       |       |       |       |        |        |        |       |       |           |       |       |       | VDDQ     | VSS      |       |
| M  | DQ8_A    | DQ9_A    |        |        |       |       |       |       |        |        |        |       |       |           |       |       |       | DQ1_A    | DQ0_A    |       |
| N  | VDD2     | DQ10_A   |        |        |       |       |       |       |        |        |        |       |       |           |       |       |       | DQ2_A    | VDD2     |       |
| P  | DQ11_A   | VSS      |        |        |       |       |       |       |        |        |        |       |       |           |       |       |       | VSS      | DQ3_A    |       |
| R  | DQS1_t_A | DQS1_c_A |        |        |       |       |       |       |        |        |        |       |       |           |       |       |       | DQS0_c_A | DQS0_t_A |       |
| T  | VSS      | VDDQ     |        |        |       |       |       |       |        |        |        |       |       |           |       |       |       | VDDQ     | VSS      |       |
| U  | DM1_A    | VSS      |        |        |       |       |       |       |        |        |        |       |       |           |       |       |       | VSS      | DM0_A    |       |
| V  | VDD2     | VDDQ     |        |        |       |       |       |       |        |        |        |       |       |           |       |       |       | VDDQ     | VDD2     |       |
| W  | DQ12_A   | DQ13_A   |        |        |       |       |       |       |        |        |        |       |       |           |       |       |       | DQ5_A    | DQ4_A    |       |
| Y  | VSS      | VDD2     | DQ14_A | VDD1   | CAS_A | VSS   | CA2_A | VDD2  | CK_c_A | VSS    | CKE0_A | CS0_A | CA1_A | VDD2      | VSS   | DQ7_A | DQ6_A | VDD2     | VSS      |       |
| AA | DNU      | VSS      | VDDQ   | DQ15_A | VDD2  | CA4_A | CA3_A | VSS   | CK_t_A | CKE1_A | CS1_A  | VSS   | CA0_A | ODT(ca)_A | VDD1  | VDDQ  | VSS   | VSS      | DNU      |       |

- NOTE 1 0.4 mm pitch, 2 rows.  
 NOTE 2 Top View, A1 in top left corner.  
 NOTE 3 Body size: 8 mm x 9.5 mm  
 NOTE 4 ODT(ca)\_A balls are wired to ODT(ca)\_A pads of Rank 0 DRAM die. ODT(ca) pads for other ranks (if present) are disabled in the package.  
 NOTE 5 DRAM die pad VSS and VSSQ signals are combined to VSS package balls.  
 NOTE 6 The flash ball-out supports eMMC 5.x  
 NOTE 7 Vendor specific function (VSF) - this terminal should not have any external electrical connections, but it may have an internal connection. The terminal may be routed to provide accessibility and may be used for general purpose vendor specific operations.

### 2.3.3 200-ball x32 Discrete Package, 0.80 mm x 0.65 mm using MO-311

#### 0.80mm Pitch

0.65mm Pitch

|    | 1    | 2     | 3        | 4      | 5      | 6 | 7 | 8      | 9      | 10       | 11      | 12   |
|----|------|-------|----------|--------|--------|---|---|--------|--------|----------|---------|------|
| A  | DNU  | DNU   | VSS      | VDD2   | ZQ0    |   |   | ZQ1    | VDD2   | VSS      | DNU     | DNU  |
| B  | DNU  | DQ0_A | VDDQ     | DQ7_A  | VDDQ   |   |   | VDDQ   | DQ15_A | VDDQ     | DQ8_A   | DNU  |
| C  | VSS  | DQ1_A | DMIO_A   | DQ6_A  | VSS    |   |   | VSS    | DQ14_A | DMI1_A   | DQ9_A   | VSS  |
| D  | VDDQ | VSS   | DQS0_t_A | VSS    | VDDQ   |   |   | VDDQ   | VSS    | DQS1_t_A | VSS     | VDDQ |
| E  | VSS  | DQ2_A | DQS0_c_A | DQ5_A  | VSS    |   |   | VSS    | DQ13_A | DQS1_c_A | DQ10_A  | VSS  |
| F  | VDD1 | DQ3_A | VDDQ     | DQ4_A  | VDD2   |   |   | VDD2   | DQ12_A | VDDQ     | DQ11_A  | VDD1 |
| G  | VSS  | ODTa  | VSS      | VDD1   | VSS    |   |   | VSS    | VDD1   | VSS      | ZQ2     | VSS  |
| H  | VDD2 | CA0_A | CS1_A    | CS0_A  | VDD2   |   |   | VDD2   | CA2_A  | CA3_A    | CA4_A   | VDD2 |
| J  | VSS  | CA1_A | VSS      | CKE0_A | CKE1_A |   |   | CK_t_A | CK_c_A | VSS      | CA5_A   | VSS  |
| K  | VDD2 | VSS   | VDD2     | VSS    | CS2_A  |   |   | CKE2_A | VSS    | VDD2     | VSS     | VDD2 |
| L  |      |       |          |        |        |   |   |        |        |          |         |      |
| M  |      |       |          |        |        |   |   |        |        |          |         |      |
| N  | VDD2 | VSS   | VDD2     | VSS    | CS2_B  |   |   | CKE2_B | VSS    | VDD2     | VSS     | VDD2 |
| P  | VSS  | CA1_B | VSS      | CKE0_B | CKE1_B |   |   | CK_t_B | CK_c_B | VSS      | CA5_B   | VSS  |
| R  | VDD2 | CA0_B | CS1_B    | CS0_B  | VDD2   |   |   | VDD2   | CA2_B  | CA3_B    | CA4_B   | VDD2 |
| T  | VSS  | ODT_B | VSS      | VDD1   | VSS    |   |   | VSS    | VDD1   | VSS      | RESET_n | VSS  |
| U  | VDD1 | DQ3_B | VDDQ     | DQ4_B  | VDD2   |   |   | VDD2   | DQ12_B | VDDQ     | DQ11_B  | VDD1 |
| V  | VSS  | DQ2_B | DQS0_c_B | DQ5_B  | VSS    |   |   | VSS    | DQ13_B | DQS1_c_B | DQ10_B  | VSS  |
| W  | VDDQ | VSS   | DQS0_t_B | VSS    | VDDQ   |   |   | VDDQ   | VSS    | DQS1_t_B | VSS     | VDDQ |
| Y  | VSS  | DQ1_B | DMIO_B   | DQ6_B  | VSS    |   |   | VSS    | DQ14_B | DMI1_B   | DQ9_B   | VSS  |
| AA | DNU  | DQ0_B | VDDQ     | DQ7_B  | VDDQ   |   |   | VDDQ   | DQ15_B | VDDQ     | DQ8_B   | DNU  |
| AB | DNU  | DNU   | VSS      | VDD2   | VSS    |   |   | VSS    | VDD2   | VSS      | DNU     | DNU  |

NOTE 1 0.8 mm pitch (X-axis), 0.65 mm pitch (Y-axis), 22 rows.

NOTE 2 Top View, A1 in top left corner.

NOTE 3 ODT(ca)\_[x] balls are wired to ODT(ca)\_[x] pads of Rank 0 DRAM die. ODT(ca)\_[x] pads for other ranks (if present) are disabled in the package.

NOTE 4 ZQ2, CKE2\_A, CKE2\_B, CS2\_A, and CS2\_B balls are reserved for 3-rank package. For 1-rank and 2-rank package, those balls are NC.

NOTE 5 Die pad V<sub>ss</sub> and V<sub>ssq</sub> signals are combined to V<sub>ss</sub> package balls.

NOTE 6 Package requires dual channel die or functional equivalent of single channel die-stack.

## 2.3.4 432-ball x64 HDI Discrete Package, 0.50 mm x 0.50 mm (MO-313)

|    | 1  | 2     | 3        | 4        | 5     | 6       | 7 | 8       | 9      | 10       | 11       | 12      | 13   | 14 | 15   | 16    | 17       | 18       | 19    | 20      | 21 | 22      | 23     | 24       | 25       | 26     | 27   |    |
|----|--|-------|----------|----------|-------|---------|---|---------|--------|----------|----------|---------|------|----|------|-------|----------|----------|-------|---------|----|---------|--------|----------|----------|--------|------|----|
| A  | VDDQ   | VDD1  | VDDQ     | VDDQ     | VDDQ  | VDD2    |   | VDD2    | VDDQ   | VDDQ     | VDDQ     | VDD1    | VDDQ |    | VDDQ | VDD1  | VDDQ     | VDDQ     | VDDQ  | VDD2    |    | VDD2    | VDDQ   | VDDQ     | VDDQ     | VDD1   | VDDQ | A  |
| B  | VDDQ   | VDD1  | DQ0_A    | VSS      | CA0_A | VDD2    |   | VDD2    | CA4_A  | VSS      | DQ8_A    | VDD1    | VDDQ |    | VDDQ | VDD1  | DQ0_C    | VSS      | CA0_C | VDD2    |    | VDD2    | CA4_C  | VSS      | DQ8_C    | VDD1   | VDDQ | B  |
| C  | VDDQ   | DQ1_A | VSS      | DQ5_A    | VSS   | CA2_A   |   | CA3_A   | VSS    | DQ13_A   | VSS      | DQ9_A   | VDDQ |    | VDDQ | DQ1_C | VSS      | DQ5_C    | VSS   | CA2_C   |    | CA3_C   | VSS    | DQ13_C   | VSS      | DQ9_C  | VDDQ | C  |
| D  | VDDQ   | VSS   | DQ4_A    | VSS      | CA1_A | VDD2    |   | VDD2    | CA5_A  | VSS      | DQ12_A   | VSS     | VDDQ |    | VDDQ | VSS   | DQ4_C    | VSS      | CA1_C | VDD2    |    | VDD2    | CA5_C  | VSS      | DQ12_C   | VSS    | VDDQ | D  |
| E  | VDDQ   | DQ2_A | VSS      | DQ6_A    | VSS   | CLK_t_A |   | CLK_c_A | VSS    | DQ14_A   | VSS      | DQ10_A  | VDDQ |    | VDDQ | DQ2_C | VSS      | DQ6_C    | VSS   | CLK_t_C |    | CLK_c_C | VSS    | DQ14_C   | VSS      | DQ10_C | VDDQ | E  |
| F  | VDDQ   | VSS   | DQS0_t_A | VSS      | CS1_A | VDD2    |   | VDD2    | CKE0_A | VSS      | DQS1_t_A | VSS     | VDDQ |    | VDDQ | VSS   | DQS0_t_C | VSS      | CS1_C | VDD2    |    | VDD2    | CKE0_C | VSS      | DQS1_t_C | VSS    | VDDQ | F  |
| G  | VDDQ   | DQ3_A | VSS      | DQS0_c_A | VSS   | CS0_A   |   | CKE1_A  | VSS    | DQS1_c_A | VSS      | DQ11_A  | VDDQ |    | VDDQ | DQ3_C | VSS      | DQS0_c_C | VSS   | CS0_C   |    | CKE1_C  | VSS    | DQS1_c_C | VSS      | DQ11_C | VDDQ | G  |
| H  | VDDQ   | VSS   | DMIO_A   | VSS      | DQ7_A | VDD2    |   | VDD2    | DQ15_A | VSS      | DMI1_A   | VSS     | VDDQ |    | VDDQ | VSS   | DMIO_C   | VSS      | DQ7_C | VDD2    |    | VDD2    | DQ15_C | VSS      | DMI1_C   | VSS    | VDDQ | H  |
| J  | VDDQ   | ZQ3_A | ZQ2_A    | ODT_ca_A | CS3_A | CS2_A   |   | CKE3_A  | CKE2_A | ZQ0_A    | VSS      | ZQ1_A   | VDDQ |    | VDDQ | ZQ3_C | ZQ2_C    | ODT_ca_C | CS3_C | CS2_C   |    | CKE3_C  | CKE2_C | ZQ0_C    | VSS      | ZQ1_C  | VDDQ | J  |
| K  | <b>Notes:</b><br>1) 0.5mm ball pitch<br>2) 432 ball count<br>3) Top view, A1 in top left corner<br>4) ODT(ca)_[x] balls are wired to ODT(ca)_[x] pads of Rank 0 DRAM die. ODT(ca)_[x] pads for other ranks (if present) are disabled in the package<br>5) Package Channel A and Channel C shall be assigned to die Channel A of different DRAM die<br>6) ZQ2, CKE2_A, CKE2_B, CS2_A, and CS2_B balls are reserved for 3-rank package. ZQ3, CKE3_A, CKE3_B, CS3_A, and CS3_B balls are reserved for 4-rank package. For 1-rank and 2-rank package those balls are NC<br>7) Die pad VSS and VSSQ signals are combined to VSS package balls<br>8) Package requires dual channel die or functional equivalent of single channel die-stack. |       |          |          |       |         |   |         |        |          |          |         |      |    |      |       |          |          |       |         |    |         |        |          |          |        |      | K  |
| L  |  |       |          |          |       |         |   |         |        |          |          |         |      |    |      |       |          |          |       |         |    |         |        |          |          |        |      | L  |
| M  |  |       |          |          |       |         |   |         |        |          |          |         |      |    |      |       |          |          |       |         |    |         |        |          |          |        |      | M  |
| N  |  |       |          |          |       |         |   |         |        |          |          |         |      |    |      |       |          |          |       |         |    |         |        |          |          |        |      | N  |
| P  |  |       |          |          |       |         |   |         |        |          |          |         |      |    |      |       |          |          |       |         |    |         |        |          |          |        |      | P  |
| R  |  |       |          |          |       |         |   |         |        |          |          |         |      |    |      |       |          |          |       |         |    |         |        |          |          |        |      | R  |
| T  |  |       |          |          |       |         |   |         |        |          |          |         |      |    |      |       |          |          |       |         |    |         |        |          |          |        |      | T  |
| V  | VDDQ   | VSS   | VSS      | ODT_ca_B | CS3_B | CS2_B   |   | CKE3_B  | CKE2_B | VSS      | VSS      | RESET_n | VDDQ |    | VDDQ | VSS   | VSS      | ODT_ca_D | CS3_D | CS2_D   |    | CKE3_D  | CKE2_D | VSS      | VSS      | NC     | VDDQ | V  |
| W  | VDDQ   | VSS   | DMIO_B   | VSS      | DQ7_B | VDD2    |   | VDD2    | DQ15_B | VSS      | DMI1_B   | VSS     | VDDQ |    | VDDQ | VSS   | DMIO_D   | VSS      | DQ7_D | VDD2    |    | VDD2    | DQ15_D | VSS      | DMI1_D   | VSS    | VDDQ | W  |
| Y  | VDDQ   | DQ3_B | VSS      | DQS0_c_B | VSS   | CS0_B   |   | CKE1_B  | VSS    | DQS1_c_B | VSS      | DQ11_B  | VDDQ |    | VDDQ | DQ3_D | VSS      | DQS0_c_D | VSS   | CS0_D   |    | CKE1_D  | VSS    | DQS1_c_D | VSS      | DQ11_D | VDDQ | Y  |
| AA | VDDQ   | VSS   | DQS0_t_B | VSS      | CS1_B | VDD2    |   | VDD2    | CKE0_B | VSS      | DQS1_t_B | VSS     | VDDQ |    | VDDQ | VSS   | DQS0_t_D | VSS      | CS1_D | VDD2    |    | VDD2    | CKE0_D | VSS      | DQS1_t_D | VSS    | VDDQ | AA |
| AB | VDDQ   | DQ2_B | VSS      | DQ6_B    | VSS   | CLK_t_B |   | CLK_c_B | VSS    | DQ14_B   | VSS      | DQ10_B  | VDDQ |    | VDDQ | DQ2_D | VSS      | DQ6_D    | VSS   | CLK_t_D |    | CLK_c_D | VSS    | DQ14_D   | VSS      | DQ10_D | VDDQ | AB |
| AC | VDDQ   | VSS   | DQ4_B    | VSS      | CA1_B | VDD2    |   | VDD2    | CA5_B  | VSS      | DQ12_B   | VSS     | VDDQ |    | VDDQ | VSS   | DQ4_D    | VSS      | CA1_D | VDD2    |    | VDD2    | CA5_D  | VSS      | DQ12_D   | VSS    | VDDQ | AC |
| AD | VDDQ   | DQ1_B | VSS      | DQ5_B    | VSS   | CA2_B   |   | CA3_B   | VSS    | DQ13_B   | VSS      | DQ9_B   | VDDQ |    | VDDQ | DQ1_D | VSS      | DQ5_D    | VSS   | CA2_D   |    | CA3_D   | VSS    | DQ13_D   | VSS      | DQ9_D  | VDDQ | AD |
| AE | VDDQ   | VDD1  | DQ0_B    | VSS      | CA0_B | VDD2    |   | VDD2    | CA4_B  | VSS      | DQ8_B    | VDD1    | VDDQ |    | VDDQ | VDD1  | DQ0_D    | VSS      | CA0_D | VDD2    |    | VDD2    | CA4_D  | VSS      | DQ8_D    | VDD1   | VDDQ | AE |
| AF | VDDQ   | VDD1  | VDDQ     | VDDQ     | VDDQ  | VDD2    |   | VDD2    | VDDQ   | VDDQ     | VDDQ     | VDD1    | VDDQ |    | VDDQ | VDD1  | VDDQ     | VDDQ     | VDDQ  | VDD2    |    | VDD2    | VDDQ   | VDDQ     | VDDQ     | VDD1   | VDDQ | AF |
|    | 1  | 2     | 3        | 4        | 5     | 6       | 7 | 8       | 9      | 10       | 11       | 12      | 13   | 14 | 15   | 16    | 17       | 18       | 19    | 20      | 21 | 22      | 23     | 24       | 25       | 26     | 27   |    |

### 2.3.5 254-ball eMMC MCP Two-Channel FBGA (Top View) using MO-276

|    | 1   | 2    | 3      | 4    | 5      | 6      | 7      | 8      | 9        | 10 | 11 | 12 | 13    | 14     | 15    | 16      | 17   | 18   |    |
|----|-----|------|--------|------|--------|--------|--------|--------|----------|----|----|----|-------|--------|-------|---------|------|------|----|
| A  | DNU | DNU  | DQ0_A  | VDD1 | VDD2   | VDDQ   | VDDQ   | VDD2   | VDD1     |    |    |    | VDDQ  | VDDQ   | VDD1  | VDD1    | DNU  | DNU  | A  |
| B  | DNU |      | DQ1_A  | VSS  | VDDQ   | VSS    | DQ4_A  | VSS    | VDD2     |    |    |    | VDD2  | VDD2   | VDD1  | ZQ0     |      | DNU  | B  |
| C  |     |      | DQ2_A  | VSS  | VSS    | DQ5_A  | VSS    | DQ7_A  | DQS0_t_A |    |    |    | CA2_A | VSS    | CA5_A | ZQ1     |      |      | C  |
| D  |     |      | DQ3_A  | VSS  | DMI0_A | VSS    | DQ6_A  | VSS    | DQS0_c_A |    |    |    | CA3_A | VSS    | VSS   | ZQ2     |      |      | D  |
| E  |     |      |        |      |        |        |        |        |          |    |    |    | CA4_A | VSS    | CS0_A | CKE0_A  |      |      | E  |
| F  |     |      |        |      |        |        |        |        |          |    |    |    | CA1_A | VSS    | CS1_A | CKE1_A  |      |      | F  |
| G  |     |      | DQ13_A | VSS  | VSS    | VSS    | VDD2   | VDD2   | VDD2     |    |    |    | VSS   | CA0_A  | VSS   | CLK_c_A |      |      | G  |
| H  |     |      | DMI1_A | VSS  | VDDQ   | DQ14_A | VSS    | DQ15_A | VDDQ     |    |    |    | VSS   | CS2_A  | VSS   | CLK_t_A |      |      | H  |
| J  |     |      | DQ11_A | VDDQ | VDDQ   | VSS    | DQ12_A | VDDQ   | DQS1_c_A |    |    |    | ODT_A | CKE2_A | VCCQ  | VCCQ    | VCCQ |      | J  |
| K  |     | VDD2 | DQ10_A | VSS  | DQ8_A  | DQ9_A  | VSS    | VSS    | DQS1_t_A |    |    |    | VSSm  | VSSm   | VCCQ  | VSSm    | NC   |      | K  |
| L  |     |      |        |      |        |        | VDD2   | VDD2   | VDD2     |    |    |    | VSSm  | DAT7   | DAT6  | VSSm    | VSSm | VDDI | L  |
| M  |     |      | VSF1   | VSF3 | VSF5   | VSF7   | VSF9   | VSSm   | CMD      |    |    | DS | VSSm  | VSSm   | DAT1  | DAT4    | VCC  |      | M  |
| N  |     |      | VSF2   | VSF4 | VSF6   | VSF8   | NC     | VSSm   | RST_n    |    |    |    | VSSm  | DAT2   | DAT5  | VSSm    | VSSm | VCC  | N  |
| P  |     |      |        |      |        |        | VDD2   | VDD2   | VDD2     |    |    |    | CLK   | VSSm   | VSSm  | DAT3    | DAT0 | VCC  | P  |
| R  |     | VDD2 | DQ10_B | VSS  | DQ8_B  | DQ9_B  | VSS    | VSS    | DQS1_t_B |    |    |    | VCCQ  | VCCQ   | VSSm  | VSSm    | VSSm |      | R  |
| T  |     |      | DQ11_B | VDDQ | VDDQ   | VSS    | DQ12_B | VDDQ   | DQS1_c_B |    |    |    | ODT_B | CKE2_B | VCCQ  | VCCQ    | NC   |      | T  |
| U  |     |      | DMI1_B | VSS  | VDDQ   | DQ14_B | VSS    | DQ15_B | VDDQ     |    |    |    | VSS   | CS2_B  | VSS   | CLK_t_B |      |      | U  |
| V  |     |      | DQ13_B | VSS  | VSS    | VSS    | VDD2   | VDD2   | VDD2     |    |    |    | VSS   | CA0_B  | VSS   | CLK_c_B |      |      | V  |
| W  |     |      |        |      |        |        |        |        |          |    |    |    | CA1_B | VSS    | CS1_B | CKE1_B  |      |      | W  |
| Y  |     |      |        |      |        |        |        |        |          |    |    |    | CA4_B | VSS    | CS0_B | CKE0_B  |      |      | Y  |
| AA |     |      | DQ3_B  | VSS  | DMI0_B | VSS    | DQ6_B  | VSS    | DQS0_c_B |    |    |    | CA3_B | VSS    | VSS   | RESET_n |      |      | AA |
| AB |     |      | DQ2_B  | VSS  | VSS    | DQ5_B  | VSS    | DQ7_B  | DQS0_t_B |    |    |    | CA2_B | VSS    | CA5_B | NC      |      |      | AB |
| AC | DNU |      | DQ1_B  | VSS  | VDDQ   | VSS    | DQ4_B  | VSS    | VDD2     |    |    |    | VDD2  | VDD2   | VDD1  | NC      |      | DNU  | AC |
| AD | DNU | DNU  | DQ0_B  | VDD1 | VDD2   | VDDQ   | VDDQ   | VDD2   | VDD1     |    |    |    | VDDQ  | VDDQ   | VDD1  | VDD1    | DNU  | DNU  | AD |
|    | 1   | 2    | 3      | 4    | 5      | 6      | 7      | 8      | 9        | 10 | 11 | 12 | 13    | 14     | 15    | 16      | 17   | 18   |    |

NOTE 1 0.5 mm pitch, 24 rows.

NOTE 2 Top View, A1 in top left corner.

NOTE 3 ODT\_CA[x] balls are wired to ODT\_CA)[x] pads of Rank 0 DRAM die. ODT(ca)[x] pads for other ranks (if present) are disabled in the package.

NOTE 4 ZQ2, CKE2\_A, CKE2\_B, CS2\_A, and CS2\_B balls are reserved for 3 rank packages, and for 1 rank and 2 rank package those balls are NC.

NOTE 5 DRAM die pad VSS and VSSQ signals are combined to VSS package balls.

NOTE 6 Vendor specific function (VSF) - this terminal should not have any external electrical connections, but it may have an internal connection. The terminal may be routed to provide accessibility and may be used for general purpose vendor specific operations.

NOTE 7 Package requires dual channel die or functional equivalent of single channel die-stack.

NOTE 8 The flash ball-out supports eMMC 5.x.



### 2.3.6 254-ball UFS MCP Two-Channel FBGA (Top View) using MO-276

|    | 1   | 2    | 3      | 4    | 5      | 6      | 7      | 8      | 9        | 10 | 11 | 12 | 13      | 14      | 15      | 16      | 17      | 18   |    |
|----|-----|------|--------|------|--------|--------|--------|--------|----------|----|----|----|---------|---------|---------|---------|---------|------|----|
| A  | DNU | DNU  | DQ0_A  | VDD1 | VDD2   | VDDQ   | VDDQ   | VDD2   | VDD1     |    |    |    | VDDQ    | VDDQ    | VDD1    | VDD1    | DNU     | DNU  | A  |
| B  | DNU |      | DQ1_A  | VSS  | VDDQ   | VSS    | DQ4_A  | VSS    | VDD2     |    |    |    | VDD2    | VDD2    | VDD1    | ZQ0     |         | DNU  | B  |
| C  |     |      | DQ2_A  | VSS  | VSS    | DQ5_A  | VSS    | DQ7_A  | DQS0_t_A |    |    |    | CA2_A   | VSS     | CA5_A   | ZQ1     |         |      | C  |
| D  |     |      | DQ3_A  | VSS  | DMI0_A | VSS    | DQ6_A  | VSS    | DQS0_c_A |    |    |    | CA3_A   | VSS     | VSS     | ZQ2     |         |      | D  |
| E  |     |      |        |      |        |        |        |        |          |    |    |    | CA4_A   | VSS     | CS0_A   | CKE0_A  |         |      | E  |
| F  |     |      |        |      |        |        |        |        |          |    |    |    | CA1_A   | VSS     | CS1_A   | CKE1_A  |         |      | F  |
| G  |     |      | DQ13_A | VSS  | VSS    | VSS    | VDD2   | VDD2   | VDD2     |    |    |    | VSS     | CA0_A   | VSS     | CLK_c_A |         |      | G  |
| H  |     |      | DMI1_A | VSS  | VDDQ   | DQ14_A | VSS    | DQ15_A | VDDQ     |    |    |    | VSS     | CS2_A   | VSS     | CLK_t_A |         |      | H  |
| J  |     |      | DQ11_A | VDDQ | VDDQ   | VSS    | DQ12_A | VDDQ   | DQS1_c_A |    |    |    | ODT_A   | CKE2_A  | VCCQ2   | VCCQ2   | VCCQ2   |      | J  |
| K  |     | VDD2 | DQ10_A | VSS  | DQ8_A  | DQ9_A  | VSS    | VSS    | DQS1_t_A |    |    |    | VSSm    | VSSm    | VCCQ2   | VSSm    | VDDIQ2  |      | K  |
| L  |     |      |        |      |        |        | VDD2   | VDD2   | VDD2     |    |    |    | VSSm    | DIN1_c  | DIN1_t  | VSSm    | VSSm    | VDDI | L  |
| M  |     |      | NC     | VSF1 | VSF3   | VSF5   | RFU    | VSSm   | RFU      |    |    |    | RST_n   | VSSm    | VSSm    | DIN0_c  | DIN0_t  | VCC  | M  |
| N  |     |      | NC     | VSF2 | VSF4   | VSF6   | RFU    | VSSm   | RFU      |    |    |    | VSSm    | DOUT1_c | DOUT1_t | VSSm    | VSSm    | VCC  | N  |
| P  |     |      |        |      |        |        | VDD2   | VDD2   | VDD2     |    |    |    | REF_CLK | VSSm    | VSSm    | DOUT0_c | DOUT0_t | VCC  | P  |
| R  |     | VDD2 | DQ10_B | VSS  | DQ8_B  | DQ9_B  | VSS    | VSS    | DQS1_t_B |    |    |    | VCCQ    | VCCQ    | VSSm    | VSSm    | VSSm    |      | R  |
| T  |     |      | DQ11_B | VDDQ | VDDQ   | VSS    | DQ12_B | VDDQ   | DQS1_c_B |    |    |    | ODT_B   | CKE2_B  | VCCQ    | VCCQ    | VDDIQ   |      | T  |
| U  |     |      | DMI1_B | VSS  | VDDQ   | DQ14_B | VSS    | DQ15_B | VDDQ     |    |    |    | VSS     | CS2_B   | VSS     | CLK_t_B |         |      | U  |
| V  |     |      | DQ13_B | VSS  | VSS    | VSS    | VDD2   | VDD2   | VDD2     |    |    |    | VSS     | CA0_B   | VSS     | CLK_c_B |         |      | V  |
| W  |     |      |        |      |        |        |        |        |          |    |    |    | CA1_B   | VSS     | CS1_B   | CKE1_B  |         |      | W  |
| Y  |     |      |        |      |        |        |        |        |          |    |    |    | CA4_B   | VSS     | CS0_B   | CKE0_B  |         |      | Y  |
| AA |     |      | DQ3_B  | VSS  | DMI0_B | VSS    | DQ6_B  | VSS    | DQS0_c_B |    |    |    | CA3_B   | VSS     | VSS     | RESET_n |         |      | AA |
| AB |     |      | DQ2_B  | VSS  | VSS    | DQ5_B  | VSS    | DQ7_B  | DQS0_t_B |    |    |    | CA2_B   | VSS     | CA5_B   | NC      |         |      | AB |
| AC | DNU |      | DQ1_B  | VSS  | VDDQ   | VSS    | DQ4_B  | VSS    | VDD2     |    |    |    | VDD2    | VDD2    | VDD1    | NC      |         | DNU  | AC |
| AD | DNU | DNU  | DQ0_B  | VDD1 | VDD2   | VDDQ   | VDDQ   | VDD2   | VDD1     |    |    |    | VDDQ    | VDDQ    | VDD1    | VDD1    | DNU     | DNU  | AD |
|    | 1   | 2    | 3      | 4    | 5      | 6      | 7      | 8      | 9        | 10 | 11 | 12 | 13      | 14      | 15      | 16      | 17      | 18   |    |

NOTE 1 0.5 mm pitch, 24 rows.

NOTE 2 Top View, A1 in top left corner.

NOTE 3 ODT\_CA[x] balls are wired to ODT\_CA[x] pads of Rank 0 DRAM die. ODT(ca)[x] pads for other ranks (if present) are disabled in the package.

NOTE 4 ZQ2, CKE2\_A, CKE2\_B, CS2\_A, and CS2\_B balls are reserved for 3 rank packages, and for 1 rank and 2 rank packages, those balls are NC.

NOTE 5 DRAM die pad VSS and VSSQ signals are combined to VSS package balls.

NOTE 6 Vendor specific function (VSF) - this terminal should not have any external electrical connections, but it may have an internal connection. The terminal may be routed to provide accessibility and may be used for general purpose vendor specific operations.

NOTE 7 Package requires dual channel die or functional equivalent of single channel die-stack.

### 2.3.7 254 ball eMMC MCP One Channel FBGA (Top View) using MO-276

|    | 1   | 2    | 3      | 4    | 5      | 6      | 7      | 8      | 9        | 10 | 11 | 12   | 13        | 14     | 15    | 16      | 17   | 18  |    |
|----|-----|------|--------|------|--------|--------|--------|--------|----------|----|----|------|-----------|--------|-------|---------|------|-----|----|
| A  | DNU | DNU  | NC     | NC   | NC     | NC     | NC     | NC     | NC       |    |    |      | NC        | NC     | NC    | NC      | DNU  | DNU | A  |
| B  | DNU |      | NC     | NC   | NC     | NC     | NC     | NC     | NC       |    |    |      | NC        | NC     | NC    | ZQ0     |      | DNU | B  |
| C  |     |      | NC     | NC   | NC     | NC     | NC     | NC     | NC       |    |    |      | NC        | NC     | NC    | ZQ1     |      |     | C  |
| D  |     |      | NC     | NC   | NC     | NC     | NC     | NC     | NC       |    |    |      | NC        | NC     | NC    | ZQ2     |      |     | D  |
| E  |     |      |        |      |        |        |        |        |          |    |    |      | NC        | NC     | NC    | NC      |      |     | E  |
| F  |     |      |        |      |        |        |        |        |          |    |    |      | NC        | NC     | NC    | NC      |      |     | F  |
| G  |     |      | NC     | NC   | NC     | NC     | NC     | NC     | NC       |    |    |      | NC        | NC     | NC    | NC      |      |     | G  |
| H  |     |      | NC     | NC   | NC     | NC     | NC     | NC     | NC       |    |    |      | NC        | NC     | NC    | NC      |      |     | H  |
| J  |     |      | NC     | NC   | NC     | NC     | NC     | NC     | NC       |    |    |      | NC        | NC     | VCCQ  | VCCQ    | VCCQ |     | J  |
| K  |     | NC   | NC     | NC   | NC     | NC     | NC     | NC     | NC       |    |    |      | VSSm      | VSSm   | VCCQ  | VSSm    | NC   |     | K  |
| L  |     |      |        |      |        |        | NC     | NC     | NC       |    |    | VSSm | DAT7      | DAT6   | VSSm  | VSSm    | VDDI |     | L  |
| M  |     |      | VSF1   | VSF3 | VSF5   | VSF7   | VSF9   | VSSm   | CMD      |    |    | DS   | VSSm      | VSSm   | DAT1  | DAT4    | VCC  |     | M  |
| N  |     |      | VSF2   | VSF4 | VSF6   | VSF8   | NC     | VSSm   | RST_n    |    |    | VSSm | DAT2      | DAT5   | VSSm  | VSSm    | VCC  |     | N  |
| P  |     |      |        |      |        |        | VDD2   | VDD2   | VDD2     |    |    | CLK  | VSSm      | VSSm   | DAT3  | DAT0    | VCC  |     | P  |
| R  |     | VDD2 | DQ10_B | VSS  | DQ8_B  | DQ9_B  | VSS    | VSS    | DQS1_t_B |    |    |      | VCCQ      | VCCQ   | VSSm  | VSSm    | VSSm |     | R  |
| T  |     |      | DQ11_B | VDDQ | VDDQ   | VSS    | DQ12_B | VDDQ   | DQS1_c_B |    |    |      | ODT(ca)_B | CKE2_B | VCCQ  | VCCQ    | NC   |     | T  |
| U  |     |      | DM11_B | VSS  | VDDQ   | DQ14_B | VSS    | DQ15_B | VDDQ     |    |    |      | VSS       | CS2_B  | VSS   | CLK_t_B |      |     | U  |
| V  |     |      | DQ13_B | VSS  | VSS    | VSS    | VDD2   | VDD2   | VDD2     |    |    |      | VSS       | CA0_B  | VSS   | CLK_c_B |      |     | V  |
| W  |     |      |        |      |        |        |        |        |          |    |    |      | CA1_B     | VSS    | CS1_B | CKE1_B  |      |     | W  |
| Y  |     |      |        |      |        |        |        |        |          |    |    |      | CA4_B     | VSS    | CS0_B | CKE0_B  |      |     | Y  |
| AA |     |      | DQ3_B  | VSS  | DM10_B | VSS    | DQ6_B  | VSS    | DQS0_c_B |    |    |      | CA3_B     | VSS    | VSS   | RESET_n |      |     | AA |
| AB |     |      | DQ2_B  | VSS  | VSS    | DQ5_B  | VSS    | DQ7_B  | DQS0_t_B |    |    |      | CA2_B     | VSS    | CA5_B | NC      |      |     | AB |
| AC | DNU |      | DQ1_B  | VSS  | VDDQ   | VSS    | DQ4_B  | VSS    | VDD2     |    |    |      | VDD2      | VDD2   | VDD1  | NC      |      | DNU | AC |
| AD | DNU | DNU  | DQ0_B  | VDD1 | VDD2   | VDDQ   | VDDQ   | VDD2   | VDD1     |    |    |      | VDDQ      | VDDQ   | VDD1  | VDD1    | DNU  | DNU | AD |
|    | 1   | 2    | 3      | 4    | 5      | 6      | 7      | 8      | 9        | 10 | 11 | 12   | 13        | 14     | 15    | 16      | 17   | 18  |    |

NOTE 1 0.5mm pitch, 24 rows.

NOTE 2 Top View, A1 in top left corner.

NOTE 3 ODT\_(ca)\_B ball is wired to ODT\_(ca)\_B pad of Rank 0 DRAM die. ODT\_(ca) pads for other ranks (if present) are disabled in the package.

NOTE 4 ZQ2, CKE2\_B, and CS2\_B balls are reserved for 3 rank package, and for 1 rank and 2 rank package, those balls are NC.

NOTE 5 DRAM die pad V<sub>SS</sub> and V<sub>SSQ</sub> signals are combined to V<sub>SS</sub> package balls.

NOTE 6 Vender specific function (VSF) – this terminal should not have any external electrical connections, but it may have an internal connection. The terminal may be routed to provide accessibility and may be used for general purpose vender specific operations.

NOTE 7 The flash ball-out supports eMMC 5.x.

### 2.3.8 556-ball LPDDR4X 12.4 x 12.4 mm 4-channel PoP – using MO-317C

|    | 1     | 2     | 3        | 4     | 5     | 6         | 7      | 8      | 9     | 10     | 11     | 12       | 13     | 14    | 15      | 16    | 17     | 18       | 19     | 20     | 21    | 22     | 23     | 24        | 25    | 26    | 27       | 28    | 29    |      |   |
|----|-------|-------|----------|-------|-------|-----------|--------|--------|-------|--------|--------|----------|--------|-------|---------|-------|--------|----------|--------|--------|-------|--------|--------|-----------|-------|-------|----------|-------|-------|------|---|
| A  | NC    | VDD2  | VSS      | VDDQ  | VDD1  | VDD2      | CS0_0  | VDD2   | VSS   | VDD2   | VDDQ   | VSS      | VDDQ   | VDD2  | VSS     | VDD2  | VDDQ   | VSS      | VDDQ   | VDD2   | VSS   | VDD2   | CS0_2  | VDD2      | VDD1  | VDDQ  | VSS      | VDD2  | NC    | A    |   |
| B  | VDD1  | DQ2_0 | DQS0_1_0 | DQ4_0 | VSS   | CA0_0     | CS1_0  | CK_1_0 | CA3_0 | VDD1   | DQ13_0 | DQS1_1_0 | DQ11_0 | VDD1  | NC      | VDD1  | DQ11_2 | DQS1_1_2 | DQ13_2 | VDD1   | CA3_2 | CK_1_2 | CS1_2  | CA0_2     | VSS   | DQ4_2 | DQS0_1_2 | DQ2_2 | VDD1  | B    |   |
| C  | DQ0_0 | VSS   | DQS0_c_0 | VSS   | DQ6_0 | VSS       | VDD2   | CK_c_0 | VDD2  | DQ15_0 | VSS    | DQS1_c_0 | VSS    | DQ9_0 | RESET_n | DQ9_2 | VSS    | DQS1_c_2 | VSS    | DQ15_2 | VDD2  | CK_c_2 | VDD2   | VSS       | DQ6_2 | VSS   | DQS0_c_2 | VSS   | DQ0_2 | C    |   |
| D  | VDDQ  | DQ3_0 | VDDQ     | DQ5_0 | VDDQ  | CA1_0     | CKE0_0 | VSS    | CA4_0 | VDDQ   | DQ12_0 | VDDQ     | DQ10_0 | VDDQ  | ZQ1_0   | VDDQ  | DQ10_2 | VDDQ     | DQ12_2 | VDDQ   | CA4_2 | VSS    | CKE0_2 | CA1_2     | VDDQ  | DQ5_2 | VDDQ     | DQ3_2 | VDDQ  | D    |   |
| E  | DQ1_0 | VSS   | DM0_0    | VSS   | DQ7_0 | ODT(ca)_0 | CKE1_0 | CA2_0  | CA5_0 | DQ14_0 | VSS    | DM1_0    | VSS    | DQ8_0 | ZQ0_0   | DQ8_2 | VSS    | DM1_2    | VSS    | DQ14_2 | CA5_2 | CA2_2  | CKE1_2 | ODT(ca)_2 | DQ7_2 | VSS   | DM0_2    | VSS   | DQ1_2 | E    |   |
| F  | VDD2  | VDD2  | VSS      | VSS   | VSS   | VSS       | VSS    | VSS    | VSS   | VSS    | VSS    | VSS      | VSS    | VSS   | VSS     | VSS   | VSS    | VSS      | VSS    | VSS    | VSS   | VSS    | VSS    | VSS       | VSS   | VSS   | VSS      | VSS   | VDD2  | VDD2 | F |
| G  | VSS   | VSS   | VSS      | VSS   | VSS   | VSS       | VSS    | VSS    | VSS   | VSS    | VSS    | VSS      | VSS    | VSS   | VSS     | VSS   | VSS    | VSS      | VSS    | VSS    | VSS   | VSS    | VSS    | VSS       | VSS   | VSS   | VSS      | VSS   | VSS   | G    |   |
| H  | RFU   | RFU   | VSS      | VSS   | VSS   |           |        |        |       |        |        |          |        |       |         |       |        |          |        |        |       |        |        | VSS       | VSS   | VSS   | RFU      | RFU   | H     |      |   |
| J  | RFU   | RFU   | VSS      | VSS   | VSS   |           |        |        |       |        |        |          |        |       |         |       |        |          |        |        |       |        |        | VSS       | VSS   | VSS   | RFU      | RFU   | J     |      |   |
| K  | RFU   | RFU   | VSS      | VSS   | VSS   |           |        |        |       |        |        |          |        |       |         |       |        |          |        |        |       |        |        | VSS       | VSS   | VSS   | RFU      | RFU   | K     |      |   |
| L  | RFU   | RFU   | VSS      | VSS   | VSS   |           |        |        |       |        |        |          |        |       |         |       |        |          |        |        |       |        |        | VSS       | VSS   | VSS   | RFU      | RFU   | L     |      |   |
| M  | RFU   | RFU   | VSS      | VSS   | VSS   |           |        |        |       |        |        |          |        |       |         |       |        |          |        |        |       |        |        | VSS       | VSS   | VSS   | RFU      | RFU   | M     |      |   |
| N  | RFU   | RFU   | VSS      | VSS   | VSS   |           |        |        |       |        |        |          |        |       |         |       |        |          |        |        |       |        |        | VSS       | VSS   | VSS   | RFU      | RFU   | N     |      |   |
| P  | RFU   | RFU   | VSS      | VSS   | VSS   |           |        |        |       |        |        |          |        |       |         |       |        |          |        |        |       |        |        | VSS       | VSS   | VSS   | RFU      | RFU   | P     |      |   |
| R  | RFU   | RFU   | VSS      | VSS   | VSS   |           |        |        |       |        |        |          |        |       |         |       |        |          |        |        |       |        |        | VSS       | VSS   | VSS   | RFU      | RFU   | R     |      |   |
| T  | RFU   | RFU   | VSS      | VSS   | VSS   |           |        |        |       |        |        |          |        |       |         |       |        |          |        |        |       |        |        | VSS       | VSS   | VSS   | RFU      | RFU   | T     |      |   |
| U  | RFU   | RFU   | VSS      | VSS   | VSS   |           |        |        |       |        |        |          |        |       |         |       |        |          |        |        |       |        |        | VSS       | VSS   | VSS   | RFU      | RFU   | U     |      |   |
| V  | RFU   | RFU   | VSS      | VSS   | VSS   |           |        |        |       |        |        |          |        |       |         |       |        |          |        |        |       |        |        | VSS       | VSS   | VSS   | RFU      | RFU   | V     |      |   |
| W  | RFU   | RFU   | VSS      | VSS   | VSS   |           |        |        |       |        |        |          |        |       |         |       |        |          |        |        |       |        |        | VSS       | VSS   | VSS   | RFU      | RFU   | W     |      |   |
| Y  | RFU   | RFU   | VSS      | VSS   | VSS   |           |        |        |       |        |        |          |        |       |         |       |        |          |        |        |       |        |        | VSS       | VSS   | VSS   | RFU      | RFU   | Y     |      |   |
| AA | RFU   | RFU   | VSS      | VSS   | VSS   |           |        |        |       |        |        |          |        |       |         |       |        |          |        |        |       |        |        | VSS       | VSS   | VSS   | RFU      | RFU   | AA    |      |   |
| AB | RFU   | RFU   | VSS      | VSS   | VSS   |           |        |        |       |        |        |          |        |       |         |       |        |          |        |        |       |        |        | VSS       | VSS   | VSS   | RFU      | RFU   | AB    |      |   |
| AC | VSS   | VSS   | VSS      | VSS   | VSS   | VSS       | VSS    | VSS    | VSS   | VSS    | VSS    | VSS      | VSS    | VSS   | VSS     | VSS   | VSS    | VSS      | VSS    | VSS    | VSS   | VSS    | VSS    | VSS       | VSS   | VSS   | VSS      | VSS   | VSS   | AC   |   |
| AD | VDD2  | VDD2  | VSS      | VSS   | VSS   | VSS       | VSS    | VSS    | VSS   | VSS    | VSS    | VSS      | VSS    | VSS   | VSS     | VSS   | VSS    | VSS      | VSS    | VSS    | VSS   | VSS    | VSS    | VSS       | VSS   | VSS   | VSS      | VDD2  | VDD2  | AD   |   |
| AE | DQ1_1 | VSS   | DM0_1    | VSS   | DQ7_1 | ODT(ca)_1 | CKE1_1 | CA2_1  | CA5_1 | DQ14_1 | VSS    | DM1_1    | VSS    | DQ8_1 | ZQ0_1   | DQ8_3 | VSS    | DM1_3    | VSS    | DQ14_3 | CA5_3 | CA2_3  | CKE1_3 | ODT(ca)_3 | DQ7_3 | VSS   | DM0_3    | VSS   | DQ1_3 | AE   |   |
| AF | VDDQ  | DQ3_1 | VDDQ     | DQ5_1 | VDDQ  | CA1_1     | CKE0_1 | VSS    | CA4_1 | VDDQ   | DQ12_1 | VDDQ     | DQ10_1 | VDDQ  | ZQ1_1   | VDDQ  | DQ10_3 | VDDQ     | DQ12_3 | VDDQ   | CA4_3 | VSS    | CKE0_3 | CA1_3     | VDDQ  | DQ5_3 | VDDQ     | DQ3_3 | VDDQ  | AF   |   |
| AG | DQ0_1 | VSS   | DQS0_c_1 | VSS   | DQ6_1 | VSS       | VDD2   | CK_c_1 | VDD2  | DQ15_1 | VSS    | DQS1_c_1 | VSS    | DQ9_1 | NC      | DQ9_3 | VSS    | DQS1_c_3 | VSS    | DQ15_3 | VDD2  | CK_c_3 | VDD2   | VSS       | DQ6_3 | VSS   | DQS0_c_3 | VSS   | DQ0_3 | AG   |   |
| AH | VDD1  | DQ2_1 | DQS0_1_1 | DQ4_1 | VSS   | CA0_1     | CS1_1  | CK_1_1 | CA3_1 | VDD1   | DQ13_1 | DQS1_1_1 | DQ11_1 | VDD1  | NC      | VDD1  | DQ11_3 | DQS1_1_3 | DQ13_3 | VDD1   | CA3_3 | CK_1_3 | CS1_3  | CA0_3     | VSS   | DQ4_3 | DQS0_1_3 | DQ2_3 | VDD1  | AH   |   |
| AJ | NC    | VDD2  | VSS      | VDDQ  | VDD1  | VDD2      | CS0_1  | VDD2   | VSS   | VDD2   | VDDQ   | VSS      | VDDQ   | VDD2  | VSS     | VDD2  | VDDQ   | VSS      | VDDQ   | VDD2   | VSS   | VDD2   | CS0_3  | VDD2      | VDD1  | VDDQ  | VSS      | VDD2  | NC    | AJ   |   |
|    | 1     | 2     | 3        | 4     | 5     | 6         | 7      | 8      | 9     | 10     | 11     | 12       | 13     | 14    | 15      | 16    | 17     | 18       | 19     | 20     | 21    | 22     | 23     | 24        | 25    | 26    | 27       | 28    | 29    |      |   |

NOTE 1 Package Channel 0 and Channel 3 shall be assigned to die Channel A of different LPDDR4 die.

NOTE 2 ODT(ca) for Rank 0 of each channel is wired to the respective ODT(ca) ball. ODT(ca) for other ranks (if present) is disabled in the DRAM package.

NOTE 3 ZQ0\_0 ball is wired to Rank 0 of the die supporting Channel 0. ZQ0\_3 ball is wired to Rank 0 of the die supporting Channel 3. ZQ1\_x balls are wired in the same manner to Rank 1 (if present).

### 2.3.9 LPDDR4/4X 254-ball NAND MCP Two-Channel FBGA (Top View) using MO-276

|    | 1   | 2    | 3      | 4    | 5      | 6      | 7      | 8      | 9        | 10 | 11 | 12   | 13        | 14     | 15    | 16      | 17   | 18  |    |
|----|-----|------|--------|------|--------|--------|--------|--------|----------|----|----|------|-----------|--------|-------|---------|------|-----|----|
| A  | DNU | DNU  | DQ0_A  | VDD1 | VDD2   | VDDQ   | VDDQ   | VDD2   | VDD1     |    |    |      | VDDQ      | VDDQ   | VDD1  | VDD1    | DNU  | DNU | A  |
| B  | DNU |      | DQ1_A  | VSS  | VDDQ   | VSS    | DQ4_A  | VSS    | VDD2     |    |    |      | VDD2      | VDD2   | VDD1  | ZQ0     |      | DNU | B  |
| C  |     |      | DQ2_A  | VSS  | VSS    | DQ5_A  | VSS    | DQ7_A  | DQS0_t_A |    |    |      | CA2_A     | VSS    | CA5_A | ZQ1     |      |     | C  |
| D  |     |      | DQ3_A  | VSS  | DMI0_A | VSS    | DQ6_A  | VSS    | DQS0_c_A |    |    |      | CA3_A     | VSS    | VSS   | ZQ2     |      |     | D  |
| E  |     |      |        |      |        |        |        |        |          |    |    |      | CA4_A     | VSS    | CS0_A | CKE0_A  |      |     | E  |
| F  |     |      |        |      |        |        |        |        |          |    |    |      | CA1_A     | VSS    | CS1_A | CKE1_A  |      |     | F  |
| G  |     |      | DQ13_A | VSS  | VSS    | VSS    | VDD2   | VDD2   | VDD2     |    |    |      | VSS       | CA0_A  | VSS   | CK_c_A  |      |     | G  |
| H  |     |      | DMI1_A | VSS  | VDDQ   | DQ14_A | VSS    | DQ15_A | VDDQ     |    |    |      | VSS       | CS2_A  | VSS   | CK_t_A  |      |     | H  |
| J  |     |      | DQ11_A | VDDQ | VDDQ   | VSS    | DQ12_A | VDDQ   | DQS1_c_A |    |    |      | ODT(ca)_A | CKE2_A | VCC   | VCC     | VCC  |     | J  |
| K  |     | VDD2 | DQ10_A | VSS  | DQ8_A  | DQ9_A  | VSS    | VSS    | DQS1_t_A |    |    |      | VSSm      | VSSm   | VCC   | VSSm    | NC   |     | K  |
| L  |     |      |        |      |        |        | VDD2   | VDD2   | VDD2     |    |    | VSSm | IO7       | IO6    | VSSm  | VSSm    | NC   |     | L  |
| M  |     |      | RFU    | RFU  | RFU    | WP_n   | R/B_n  | VSSm   | CLE      |    |    | RE_n | VSSm      | VSSm   | IO3   | IO2     | NC   |     | M  |
| N  |     |      | RFU    | RFU  | RFU    | NC     | CE_n   | VSSm   | ALE      |    |    | VSSm | IO5       | IO4    | VSSm  | VSSm    | NC   |     | N  |
| P  |     |      |        |      |        |        | VDD2   | VDD2   | VDD2     |    |    | WE_n | VSSm      | VSSm   | IO1   | IO0     | NC   |     | P  |
| R  |     | VDD2 | DQ10_B | VSS  | DQ8_B  | DQ9_B  | VSS    | VSS    | DQS1_t_B |    |    |      | VCC       | VCC    | VSSm  | VSSm    | VSSm |     | R  |
| T  |     |      | DQ11_B | VDDQ | VDDQ   | VSS    | DQ12_B | VDDQ   | DQS1_c_B |    |    |      | ODT(ca)_B | CKE2_B | VCC   | VCC     | NC   |     | T  |
| U  |     |      | DMI1_B | VSS  | VDDQ   | DQ14_B | VSS    | DQ15_B | VDDQ     |    |    |      | VSS       | CS2_B  | VSS   | CK_t_B  |      |     | U  |
| V  |     |      | DQ13_B | VSS  | VSS    | VSS    | VDD2   | VDD2   | VDD2     |    |    |      | VSS       | CA0_B  | VSS   | CK_c_B  |      |     | V  |
| W  |     |      |        |      |        |        |        |        |          |    |    |      | CA1_B     | VSS    | CS1_B | CKE1_B  |      |     | W  |
| Y  |     |      |        |      |        |        |        |        |          |    |    |      | CA4_B     | VSS    | CS0_B | CKE0_B  |      |     | Y  |
| AA |     |      | DQ3_B  | VSS  | DMI0_B | VSS    | DQ6_B  | VSS    | DQS0_c_B |    |    |      | CA3_B     | VSS    | VSS   | RESET_n |      |     | AA |
| AB |     |      | DQ2_B  | VSS  | VSS    | DQ5_B  | VSS    | DQ7_B  | DQS0_t_B |    |    |      | CA2_B     | VSS    | CA5_B | NC      |      |     | AB |
| AC | DNU |      | DQ1_B  | VSS  | VDDQ   | VSS    | DQ4_B  | VSS    | VDD2     |    |    |      | VDD2      | VDD2   | VDD1  | NC      |      | DNU | AC |
| AD | DNU | DNU  | DQ0_B  | VDD1 | VDD2   | VDDQ   | VDDQ   | VDD2   | VDD1     |    |    |      | VDDQ      | VDDQ   | VDD1  | VDD1    | DNU  | DNU | AD |
|    | 1   | 2    | 3      | 4    | 5      | 6      | 7      | 8      | 9        | 10 | 11 | 12   | 13        | 14     | 15    | 16      | 17   | 18  |    |

NOTE 1 0.5mm pitch, 24 rows x 18 columns.

NOTE 2 Top View, A1 in top left corner.

NOTE 3 ODT(ca)\_[x] balls are wired to ODT(ca)\_[x] pads of Rank 0 DRAM die. ODT(ca)\_[x] pads for other ranks (if present) are disabled in the package.

NOTE 4 ZQ2, CKE2\_A, CKE2\_B, CS2\_A and CS2\_B balls are reserved for 3 rank package, and for 1 rank and 2 rank package, those balls are NC.

NOTE 5 DRAM die pad VSS and VSSQ signals are combined to VSS package balls.

NOTE 6 Package requires dual channel die or functional equivalent of single channel die-stack.

## 2.4 Pad Definition and Description

LPDDR4X pad definitions are the same as LPDDR4, except as described in **Table 1**.

**Table 1 — Pad Definition and Description**

| Symbol               | Type  | Description   |
|----------------------|-------|---|
| ODT_CA_A<br>ODT_CA_B | Input | <b>CA ODT Control:</b> The ODT_CA pin is ignored by LPDDR4X devices. ODT-CS/CA/CK function is fully controlled through MR11 and MR22. The ODT_CA pin shall be connected to either $V_{DD2}$ or $V_{SS}$ . |

## 2.5 Mode Register Definition

**Table 2 — Mode Register Assignment in LPDDR4 SDRAM**

| MR# | OP[7]   | OP[6]          | OP[5]                 | OP[4]   | OP[3]              | OP[2]             | OP[1]             | OP[0]        |
|-----|---|----------------|-----------------------|---------|--------------------|-------------------|-------------------|--------------|
| 0   | CATR  | RFU            | Single ended mode     | RZQI    |                    | RFU               | Latency Mode      | Refresh mode |
| 1   | RPST  | nWR (for AP)   |                       |         | RD-PRE             | WR-PRE            | BL                |              |
| 2   | WR Lev  | WLS            | WL                    |         |                    | RL                |                   |              |
| 3   | DBI-WR  | DBI-RD         | PDDS                  |         |                    | PPRP              | WR PST            | PU-CAL       |
| 4   | TUF   | Thermal Offset |                       | PPRE    | SR Abort           | Refresh Rate      |                   |              |
| 5   | LPDDR4 Manufacturer ID                        |                |                       |         |                    |                   |                   |              |
| 6   | Revision ID-1                                 |                |                       |         |                    |                   |                   |              |
| 7   | Revision ID-2                                 |                |                       |         |                    |                   |                   |              |
| 8   | IO Width                                      |                | Density               |         |                    |                   | Type              |              |
| 9   | Vendor Specific Test Register                 |                |                       |         |                    |                   |                   |              |
| 10  | RFU   |                |                       |         |                    |                   |                   | ZQ-Reset     |
| 11  | RFU   | CA ODT         |                       |         | RFU                | DQ ODT            |                   |              |
| 12  | CBT Mode                                      | VR-CA          | V <sub>REF</sub> (CA) |         |                    |                   |                   |              |
| 13  | FSP-OP  | FSP-WR         | DMD                   | RRO     | VRCG               | VRO               | RPT               | CBT          |
| 14  | RFU   | VR(DQ)         | V <sub>REF</sub> (DQ) |         |                    |                   |                   |              |
| 15  | Lower-Byte Invert Register for DQ Calibration |                |                       |         |                    |                   |                   |              |
| 16  | PASR Bank Mask                                |                |                       |         |                    |                   |                   |              |
| 17  | PASR Segment Mask                             |                |                       |         |                    |                   |                   |              |
| 18  | DQS Oscillator Count - LSB                    |                |                       |         |                    |                   |                   |              |
| 19  | DQS Oscillator Count - MSB                    |                |                       |         |                    |                   |                   |              |
| 20  | Upper-Byte Invert Register for DQ Calibration |                |                       |         |                    |                   |                   |              |
| 21  | RFU   |                | Low Speed CA buffer   | RFU     |                    |                   |                   |              |
| 22  | ODT for x8_2ch(Byte) mode                     |                | ODTD-CA               | ODTE-CS | ODTE-CK            | SOC ODT           |                   |              |
| 23  | DQS interval timer run time setting           |                |                       |         |                    |                   |                   |              |
| 24  | TRR Mode                                      | TRR Mode BAn   |                       |         | Unlimited MAC      | MAC Value         |                   |              |
| 25  | PPR Resource                                  |                |                       |         |                    |                   |                   |              |
| 26  | RFU   |                |                       |         |                    |                   |                   |              |
| 27  | RFU   |                |                       |         |                    |                   |                   |              |
| 28  | RFU   |                |                       |         |                    |                   |                   |              |
| 29  | RFU   |                |                       |         |                    |                   |                   |              |
| 30  | Reserved for testing - SDRAM will ignore      |                |                       |         |                    |                   |                   |              |
| 31  | RFU   |                |                       |         |                    |                   |                   |              |
| 32  | DQ Calibration Pattern “A” (default = 5AH)    |                |                       |         |                    |                   |                   |              |
| 33  | RFU   |                |                       |         |                    |                   |                   |              |
| 34  | RFU   |                |                       |         |                    |                   |                   |              |
| 35  | RFU   |                |                       |         |                    |                   |                   |              |
| 36  | RFU   |                |                       |         |                    |                   |                   |              |
| 37  | RFU   |                |                       |         |                    |                   |                   |              |
| 38  | RFU   |                |                       |         |                    |                   |                   |              |
| 39  | Reserved for testing - SDRAM will ignore      |                |                       |         |                    |                   |                   |              |
| 40  | DQ Calibration Pattern “B” (default = 3CH)    |                |                       |         |                    |                   |                   |              |
| 51  | RFU   |                |                       |         | Single ended Clock | Single ended WDQS | Single ended RDQS | RFU          |

## 2.5.1 MR0 Register Information (MA [7:0] = 00H)

| OP[7] | OP[6] | OP[5]             | OP[4] | OP[3] | OP[2] | OP[1]        | OP[0]        |
|-------|-------|-------------------|-------|-------|-------|--------------|--------------|
| CATR  | RFU   | Single ended mode | RZQI  |       | RFU   | Latency Mode | Refresh mode |

| Function                             | Register Type | Operand | Data  | Notes   |
|--------------------------------------|---------------|---------|---|---------|
| Refresh mode                         | Read-only     | OP[0]   | 0 <sub>B</sub> : Both legacy and modified refresh mode supported<br>1 <sub>B</sub> : Only modified refresh mode supported   |         |
| Latency mode                         |               | OP[1]   | 0 <sub>B</sub> : Device supports normal latency<br>1 <sub>B</sub> : Device supports byte mode latency   | 5,6     |
| RZQI<br>(Built-in Self-Test for RZQ) |               | OP[4:3] | 00 <sub>B</sub> : RZQ Self-Test Not Supported<br>01 <sub>B</sub> : ZQ pin may connect to V <sub>SSQ</sub> or float<br>10 <sub>B</sub> : ZQ-pin may short to V <sub>DDQ</sub><br>11 <sub>B</sub> : ZQ-pin Self-Test Completed, no error condition detected (ZQ-pin may not connect to V <sub>SSQ</sub> or float, nor short to V <sub>DDQ</sub> ) | 1,2,3,4 |
| Single ended mode                    |               | OP[5]   | 0 <sub>B</sub> : No support for Single ended mode<br>1 <sub>B</sub> : Support for Single ended mode   | 7       |
| CATR (CA Terminating Rank)           |               | OP[7]   | 0 <sub>B</sub> : CA for this ranks is not terminated<br>1 <sub>B</sub> : Vendor specific  | 5       |

NOTE 1 RZQI MR value, if supported, will be valid after the following sequence:

- Completion of MPC ZQCAL Start command to either channel.
- Completion of MPC ZQCAL Latch command to either channel then t<sub>ZQLAT</sub> is satisfied.  
RZQI value will be lost after Reset.

NOTE 2 If the ZQ-pin is connected to V<sub>SSQ</sub> to set default calibration, OP[4:3] shall be set to 01<sub>B</sub>. If the ZQ-pin is not connected to V<sub>SSQ</sub>, either OP[4:3] = 01<sub>B</sub> or OP[4:3] = 10<sub>B</sub> might indicate a ZQ-pin assembly error. It is recommended that the assembly error is corrected.

NOTE 3 In the case of possible assembly error, the LPDDR4-SDRAM device will default to factory trim settings for RON, and will ignore ZQ Calibration commands. In either case, the device may not function as intended.

NOTE 4 If ZQ Self-Test returns OP[4:3] = 11<sub>B</sub>, the device has detected a resistor connected to the ZQ-pin. However, this result cannot be used to validate the ZQ resistor value or that the ZQ resistor tolerance meets the specified limits (i.e., 240 Ω ± 1%).

NOTE 5 CATR functionality is Vendor specific. CATR can either indicate the connection status of the ODTCA pad for the die or whether CA for the rank is terminated. Consult the vendor device datasheet for details.

NOTE 6 Byte mode latency for 2Ch. x16 device is only allowed when it is stacked in a same package with byte mode device.

NOTE 7 Support for Single Ended Mode is optional. If supported, Single Ended Write DQS, Read DQS and CK can be enabled in MR51.

## 2.5.2 MR3 Register Information (MA[7:0] = 03<sub>H</sub>)

| OP[7]  | OP[6]  | OP[5] | OP[4] | OP[3] | OP[2] | OP[1]  | OP[0]  |
|--------|--------|-------|-------|-------|-------|--------|--------|
| DBI-WR | DBI-RD | PDDS  |       |       | PPRP  | WR PST | PU-CAL |

| Function                              | Register Type | Operand | Data  | Notes |
|---------------------------------------|---------------|---------|---|-------|
| PU-Cal<br>(Pull-up Calibration Point) | Write-only    | OP[0]   | 0 <sub>B</sub> : V <sub>DDQ</sub> *0.6<br>1 <sub>B</sub> : V <sub>DDQ</sub> *0.5 (default)  | 1,4   |
| WR PST(WR Post-Amble Length)          |               | OP[1]   | 0 <sub>B</sub> : WR Post-amble = 0.5*tCK (default)<br>1 <sub>B</sub> : WR Post-amble = 1.5*tCK(Vendor specific function)  | 2,3,5 |
| Post Package Repair Protection        |               | OP[2]   | 0 <sub>B</sub> : PPR protection disabled (default)<br>1 <sub>B</sub> : PPR protection enabled   | 6     |
| PDDS<br>(Pull-Down Drive Strength)    |               | OP[5:3] | 000 <sub>B</sub> : RFU<br>001 <sub>B</sub> : RZQ/1<br>010 <sub>B</sub> : RZQ/2<br>011 <sub>B</sub> : RZQ/3<br>100 <sub>B</sub> : RZQ/4<br>101 <sub>B</sub> : RZQ/5<br>110 <sub>B</sub> : RZQ/6 (default)<br>111 <sub>B</sub> : Reserved | 1,2,3 |
| DBI-RD<br>(DBI-Read Enable)           |               | OP[6]   | 0 <sub>B</sub> : Disabled (default)<br>1 <sub>B</sub> : Enabled   | 2,3   |
| DBI-WR<br>(DBI-Write Enable)          |               | OP[7]   | 0 <sub>B</sub> : Disabled (default)<br>1 <sub>B</sub> : Enabled   | 2,3   |

NOTE 1 All values are "typical". The actual value after calibration will be within the specified tolerance for a given voltage and temperature. Re-calibration may be required as voltage and temperature vary.

NOTE 2 There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.

NOTE 3 There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

NOTE 4 For dual channel devices, PU-CAL setting is required as the same value for both Ch.A and Ch.B before issuing ZQ Cal start command.

NOTE 5 Refer to the supplier data sheet for vender specific function. 1.5\*tCK apply > 1.6 GHz clock.

NOTE 6 If MR3 OP[2] is set to 1b then PPR protection mode is enabled. The PPR Protection bit is a sticky bit and can only be set to 0b by a power on reset. MR4 OP[4] controls entry to PPR Mode. If PPR protection is enabled then DRAM will not allow writing of 1 to MR4 OP[4].



### 2.5.3 MR12 Register Information (MA[7:0] = 0C<sub>H</sub>)

| OP[7]    | OP[6] | OP[5]                 | OP[4] | OP[3] | OP[2] | OP[1] | OP[0] |
|----------|-------|-----------------------|-------|-------|-------|-------|-------|
| CBT Mode | VR-CA | V <sub>REF</sub> (CA) |       |       |       |       |       |

| Function   | Register Type  | Operand | Data   | Notes         |
|--|----------------|---------|--|---------------|
| V <sub>REF</sub> (CA)<br>(V <sub>REF</sub> (CA) Setting) | Read/<br>Write | OP[5:0] | 000000 <sub>B</sub> :<br>-- Thru --<br>110010 <sub>B</sub> : See table below<br>All Others: Reserved                         | 1,2,3,<br>5,6 |
| VR-CA<br>(V <sub>REF</sub> (CA) Range)                   |                | OP[6]   | 0 <sub>B</sub> : V <sub>REF</sub> (CA) Range[0] enabled<br>1 <sub>B</sub> : V <sub>REF</sub> (CA) Range[1] enabled (default) | 1,2,4,<br>5,6 |
| CBT Mode   | Write          | OP[7]   | 0 <sub>B</sub> : Mode1 (Default)<br>1 <sub>B</sub> : Mode2   | 7             |

NOTE 1 This register controls the V<sub>REF</sub>(CA) levels. Refer to **Table 3** for actual voltage of V<sub>REF</sub>(CA).

NOTE 2 A read to this register places the contents of OP[7:0] on DQ[7:0]. Any RFU bits and unused DQ's shall be set to '0'. See the section on MRR Operation.

NOTE 3 A write to OP[5:0] sets the internal V<sub>REF</sub>(CA) level for FSP[0] when MR13 OP[6] = 0<sub>B</sub>, or sets FSP[1] when MR13 OP[6] = 1<sub>B</sub>. The time required for V<sub>REF</sub>(CA) to reach the set level depends on the step size from the current level to the new level. See the section on V<sub>REF</sub>(CA) training for more information.

NOTE 4 A write to OP[6] switches the LPDDR4-SDRAM between two internal V<sub>REF</sub>(CA) ranges. The range (Range[0] or Range[1]) must be selected when setting the V<sub>REF</sub>(CA) register. The value, once set, will be retained until overwritten, or until the next power-on or RESET event.

NOTE 5 There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.

NOTE 6 There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

NOTE 7 This field can be activated in only Byte Mode: x8. Device.

### 2.5.3 MR12 Register Information (MA[7:0] = 0C<sub>H</sub>) (cont'd)

Table 3 — V<sub>REF</sub> Settings for Range[0] and Range[1]

Step: 0.6%  
(1/167)

| Function                                    | Operand     | Range[0] Values (% of V <sub>DDQ</sub> ) |       |                         |       | Range[1] Values (% of V <sub>DDQ</sub> ) |       |                                  |       | Notes |  |
|---|-------------|--|-------|-------------------------|-------|--|-------|----------------------------------|-------|-------|--|
| V <sub>REF</sub><br>Settings<br>for<br>MR12 | OP<br>[5:0] | 000000 <sub>B</sub> :                    | 15.0% | 011010 <sub>B</sub> :   | 30.5% | 000000 <sub>B</sub> :                    | 32.9% | 011010 <sub>B</sub> :            | 48.5% | 1,2,3 |  |
|   |             | 000001 <sub>B</sub> :                    | 15.6% | 011011 <sub>B</sub> :   | 31.1% | 000001 <sub>B</sub> :                    | 33.5% | 011011 <sub>B</sub> :            | 49.1% |       |  |
|   |             | 000010 <sub>B</sub> :                    | 16.2% | 011100 <sub>B</sub> :   | 31.7% | 000010 <sub>B</sub> :                    | 34.1% | 011100 <sub>B</sub> :            | 49.7% |       |  |
|   |             | 000011 <sub>B</sub> :                    | 16.8% | 011101 <sub>B</sub> :   | 32.3% | 000011 <sub>B</sub> :                    | 34.7% | 011101 <sub>B</sub> :<br>default | 50.3% |       |  |
|   |             | 000100 <sub>B</sub> :                    | 17.4% | 011110 <sub>B</sub> :   | 32.9% | 000100 <sub>B</sub> :                    | 35.3% | 011110 <sub>B</sub> :            | 50.9% |       |  |
|   |             | 000101 <sub>B</sub> :                    | 18.0% | 011111 <sub>B</sub> :   | 33.5% | 000101 <sub>B</sub> :                    | 35.9% | 011111 <sub>B</sub> :            | 51.5% |       |  |
|   |             | 000110 <sub>B</sub> :                    | 18.6% | 100000 <sub>B</sub> :   | 34.1% | 000110 <sub>B</sub> :                    | 36.5% | 100000 <sub>B</sub> :            | 52.1% |       |  |
|   |             | 000111 <sub>B</sub> :                    | 19.2% | 100001 <sub>B</sub> :   | 34.7% | 000111 <sub>B</sub> :                    | 37.1% | 100001 <sub>B</sub> :            | 52.7% |       |  |
|   |             | 001000 <sub>B</sub> :                    | 19.8% | 100010 <sub>B</sub> :   | 35.3% | 001000 <sub>B</sub> :                    | 37.7% | 100010 <sub>B</sub> :            | 53.3% |       |  |
|   |             | 001001 <sub>B</sub> :                    | 20.4% | 100011 <sub>B</sub> :   | 35.9% | 001001 <sub>B</sub> :                    | 38.3% | 100011 <sub>B</sub> :            | 53.9% |       |  |
|   |             | 001010 <sub>B</sub> :                    | 21.0% | 100100 <sub>B</sub> :   | 36.5% | 001010 <sub>B</sub> :                    | 38.9% | 100100 <sub>B</sub> :            | 54.5% |       |  |
|   |             | 001011 <sub>B</sub> :                    | 21.6% | 100101 <sub>B</sub> :   | 37.1% | 001011 <sub>B</sub> :                    | 39.5% | 100101 <sub>B</sub> :            | 55.1% |       |  |
|   |             | 001100 <sub>B</sub> :                    | 22.2% | 100110 <sub>B</sub> :   | 37.7% | 001100 <sub>B</sub> :                    | 40.1% | 100110 <sub>B</sub> :            | 55.7% |       |  |
|   |             | 001101 <sub>B</sub> :                    | 22.8% | 100111 <sub>B</sub> :   | 38.3% | 001101 <sub>B</sub> :                    | 40.7% | 100111 <sub>B</sub> :            | 56.3% |       |  |
|   |             | 001110 <sub>B</sub> :                    | 23.4% | 101000 <sub>B</sub> :   | 38.9% | 001110 <sub>B</sub> :                    | 41.3% | 101000 <sub>B</sub> :            | 56.9% |       |  |
|   |             | 001111 <sub>B</sub> :                    | 24.0% | 101001 <sub>B</sub> :   | 39.5% | 001111 <sub>B</sub> :                    | 41.9% | 101001 <sub>B</sub> :            | 57.5% |       |  |
|   |             | 010000 <sub>B</sub> :                    | 24.6% | 101010 <sub>B</sub> :   | 40.1% | 010000 <sub>B</sub> :                    | 42.5% | 101010 <sub>B</sub> :            | 58.1% |       |  |
|   |             | 010001 <sub>B</sub> :                    | 25.1% | 101011 <sub>B</sub> :   | 40.7% | 010001 <sub>B</sub> :                    | 43.1% | 101011 <sub>B</sub> :            | 58.7% |       |  |
|   |             | 010010 <sub>B</sub> :                    | 25.7% | 101100 <sub>B</sub> :   | 41.3% | 010010 <sub>B</sub> :                    | 43.7% | 101100 <sub>B</sub> :            | 59.3% |       |  |
|   |             | 010011 <sub>B</sub> :                    | 26.3% | 101101 <sub>B</sub> :   | 41.9% | 010011 <sub>B</sub> :                    | 44.3% | 101101 <sub>B</sub> :            | 59.9% |       |  |
|   |             | 010100 <sub>B</sub> :                    | 26.9% | 101110 <sub>B</sub> :   | 42.5% | 010100 <sub>B</sub> :                    | 44.9% | 101110 <sub>B</sub> :            | 60.5% |       |  |
|   |             | 010101 <sub>B</sub> :                    | 27.5% | 101111 <sub>B</sub> :   | 43.1% | 010101 <sub>B</sub> :                    | 45.5% | 101111 <sub>B</sub> :            | 61.1% |       |  |
|   |             | 010110 <sub>B</sub> :                    | 28.1% | 110000 <sub>B</sub> :   | 43.7% | 010110 <sub>B</sub> :                    | 46.1% | 110000 <sub>B</sub> :            | 61.7% |       |  |
|   |             | 010111 <sub>B</sub> :                    | 28.7% | 110001 <sub>B</sub> :   | 44.3% | 010111 <sub>B</sub> :                    | 46.7% | 110001 <sub>B</sub> :            | 62.3% |       |  |
|   |             | 011000 <sub>B</sub> :                    | 29.3% | 110010 <sub>B</sub> :   | 44.9% | 011000 <sub>B</sub> :                    | 47.3% | 110010 <sub>B</sub> :            | 62.9% |       |  |
|   |             | 011001 <sub>B</sub> :                    | 29.9% | All Others:<br>Reserved |       | 011001 <sub>B</sub> :                    | 47.9% | All Others:<br>Reserved          |       |       |  |

NOTE 1 These values may be used for MR12 OP[5:0] to set the V<sub>REF</sub>(CA) levels in the LPDDR4-SDRAM.

NOTE 2 The range may be selected in the MR12 register by setting OP[6] appropriately.

NOTE 3 The MR12 registers represents either FSP[0] or FSP[1]. Two frequency-set-points each for CA and DQ are provided to allow for faster switching between terminated and unterminated operation, or between different high-frequency setting which may use different terminations values.

## 2.5.4 MR14 Register Information (MA[7:0] = 0E<sub>H</sub>)

| OP[7] | OP[6]  | OP[5]                 | OP[4] | OP[3] | OP[2] | OP[1] | OP[0] |
|-------|--------|-----------------------|-------|-------|-------|-------|-------|
| RFU   | VR(DQ) | V <sub>REF</sub> (DQ) |       |       |       |       |       |

| Function   | Register Type  | Operand | Data   | Notes         |
|--|----------------|---------|--|---------------|
| V <sub>REF</sub> (DQ)<br>(V <sub>REF</sub> (DQ) Setting) | Read/<br>Write | OP[5:0] | 000000 <sub>B</sub> :<br>-- Thru --<br>110010 <sub>B</sub> : See Table 4<br>All Others: Reserved                             | 1,2,3,<br>5,6 |
| VR(dq)<br>(V <sub>REF</sub> (DQ) Range)                  |                | OP[6]   | 0 <sub>B</sub> : V <sub>REF</sub> (DQ) Range[0] enabled<br>1 <sub>B</sub> : V <sub>REF</sub> (DQ) Range[1] enabled (default) | 1,2,4,<br>5,6 |

- NOTE 1 This register controls the V<sub>REF</sub>(DQ) levels for Frequency-Set-Point[1:0]. Values from either VR(DQ)[0] or VR(dq)[1] may be selected by setting OP[6] appropriately.
- NOTE 2 A read (MRR) to this register places the contents of OP[7:0] on DQ[7:0]. Any RFU bits and unused DQ's shall be set to '0'. See the section on MRR Operation.
- NOTE 3 A write to OP[5:0] sets the internal V<sub>REF</sub>(DQ) level for FSP[0] when MR13 OP[6] = 0<sub>B</sub>, or sets FSP[1] when MR13 OP[6] = 1<sub>B</sub>. The time required for V<sub>REF</sub>(DQ) to reach the set level depends on the step size from the current level to the new level. See the section on V<sub>REF</sub>(DQ) training for more information.
- NOTE 4 A write to OP[6] switches the LPDDR4-SDRAM between two internal V<sub>REF</sub>(DQ) ranges. The range (Range[0] or Range[1]) must be selected when setting the V<sub>REF</sub>(DQ) register. The value, once set, will be retained until overwritten, or until the next power-on or RESET event.
- NOTE 5 There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- NOTE 6 There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

## 2.5.4 MR14 Register Information (MA[7:0] = 0E<sub>H</sub>) (cont'd)

Table 4 — V<sub>REF</sub> Settings for Range[0] and Range[1]

Step: 0.6%  
(1/167)

| Function                                    | Operand     | Range[0] Values (% of V <sub>DDQ</sub> ) |       |                         |       | Range[1] Values (% of V <sub>DDQ</sub> ) |       |                                 |       | Notes |
|---|-------------|--|-------|-------------------------|-------|--|-------|---------------------------------|-------|-------|
| V <sub>REF</sub><br>Settings<br>for<br>MR14 | OP<br>[5:0] | 000000 <sub>B</sub> :                    | 15.0% | 011010 <sub>B</sub> :   | 30.5% | 000000 <sub>B</sub> :                    | 32.9% | 011010 <sub>B</sub> :           | 48.5% | 1,2,3 |
|   |             | 000001 <sub>B</sub> :                    | 15.6% | 011011 <sub>B</sub> :   | 31.1% | 000001 <sub>B</sub> :                    | 33.5% | 011011 <sub>B</sub> :           | 49.1% |       |
|   |             | 000010 <sub>B</sub> :                    | 16.2% | 011100 <sub>B</sub> :   | 31.7% | 000010 <sub>B</sub> :                    | 34.1% | 011100 <sub>B</sub> :           | 49.7% |       |
|   |             | 000011 <sub>B</sub> :                    | 16.8% | 011101 <sub>B</sub> :   | 32.3% | 000011 <sub>B</sub> :                    | 34.7% | 011101 <sub>B</sub><br>default: | 50.3% |       |
|   |             | 000100 <sub>B</sub> :                    | 17.4% | 011110 <sub>B</sub> :   | 32.9% | 000100 <sub>B</sub> :                    | 35.3% | 011110 <sub>B</sub> :           | 50.9% |       |
|   |             | 000101 <sub>B</sub> :                    | 18.0% | 011111 <sub>B</sub> :   | 33.5% | 000101 <sub>B</sub> :                    | 35.9% | 011111 <sub>B</sub> :           | 51.5% |       |
|   |             | 000110 <sub>B</sub> :                    | 18.6% | 100000 <sub>B</sub> :   | 34.1% | 000110 <sub>B</sub> :                    | 36.5% | 100000 <sub>B</sub> :           | 52.1% |       |
|   |             | 000111 <sub>B</sub> :                    | 19.2% | 100001 <sub>B</sub> :   | 34.7% | 000111 <sub>B</sub> :                    | 37.1% | 100001 <sub>B</sub> :           | 52.7% |       |
|   |             | 001000 <sub>B</sub> :                    | 19.8% | 100010 <sub>B</sub> :   | 35.3% | 001000 <sub>B</sub> :                    | 37.7% | 100010 <sub>B</sub> :           | 53.3% |       |
|   |             | 001001 <sub>B</sub> :                    | 20.4% | 100011 <sub>B</sub> :   | 35.9% | 001001 <sub>B</sub> :                    | 38.3% | 100011 <sub>B</sub> :           | 53.9% |       |
|   |             | 001010 <sub>B</sub> :                    | 21.0% | 100100 <sub>B</sub> :   | 36.5% | 001010 <sub>B</sub> :                    | 38.9% | 100100 <sub>B</sub> :           | 54.5% |       |
|   |             | 001011 <sub>B</sub> :                    | 21.6% | 100101 <sub>B</sub> :   | 37.1% | 001011 <sub>B</sub> :                    | 39.5% | 100101 <sub>B</sub> :           | 55.1% |       |
|   |             | 001100 <sub>B</sub> :                    | 22.2% | 100110 <sub>B</sub> :   | 37.7% | 001100 <sub>B</sub> :                    | 40.1% | 100110 <sub>B</sub> :           | 55.7% |       |
|   |             | 001101 <sub>B</sub> :                    | 22.8% | 100111 <sub>B</sub> :   | 38.3% | 001101 <sub>B</sub> :                    | 40.7% | 100111 <sub>B</sub> :           | 56.3% |       |
|   |             | 001110 <sub>B</sub> :                    | 23.4% | 101000 <sub>B</sub> :   | 38.9% | 001110 <sub>B</sub> :                    | 41.3% | 101000 <sub>B</sub> :           | 56.9% |       |
|   |             | 001111 <sub>B</sub> :                    | 24.0% | 101001 <sub>B</sub> :   | 39.5% | 001111 <sub>B</sub> :                    | 41.9% | 101001 <sub>B</sub> :           | 57.5% |       |
|   |             | 010000 <sub>B</sub> :                    | 24.6% | 101010 <sub>B</sub> :   | 40.1% | 010000 <sub>B</sub> :                    | 42.5% | 101010 <sub>B</sub> :           | 58.1% |       |
|   |             | 010001 <sub>B</sub> :                    | 25.1% | 101011 <sub>B</sub> :   | 40.7% | 010001 <sub>B</sub> :                    | 43.1% | 101011 <sub>B</sub> :           | 58.7% |       |
|   |             | 010010 <sub>B</sub> :                    | 25.7% | 101100 <sub>B</sub> :   | 41.3% | 010010 <sub>B</sub> :                    | 43.7% | 101100 <sub>B</sub> :           | 59.3% |       |
|   |             | 010011 <sub>B</sub> :                    | 26.3% | 101101 <sub>B</sub> :   | 41.9% | 010011 <sub>B</sub> :                    | 44.3% | 101101 <sub>B</sub> :           | 59.9% |       |
|   |             | 010100 <sub>B</sub> :                    | 26.9% | 101110 <sub>B</sub> :   | 42.5% | 010100 <sub>B</sub> :                    | 44.9% | 101110 <sub>B</sub> :           | 60.5% |       |
|   |             | 010101 <sub>B</sub> :                    | 27.5% | 101111 <sub>B</sub> :   | 43.1% | 010101 <sub>B</sub> :                    | 45.5% | 101111 <sub>B</sub> :           | 61.1% |       |
|   |             | 010110 <sub>B</sub> :                    | 28.1% | 110000 <sub>B</sub> :   | 43.7% | 010110 <sub>B</sub> :                    | 46.1% | 110000 <sub>B</sub> :           | 61.7% |       |
|   |             | 010111 <sub>B</sub> :                    | 28.7% | 110001 <sub>B</sub> :   | 44.3% | 010111 <sub>B</sub> :                    | 46.7% | 110001 <sub>B</sub> :           | 62.3% |       |
|   |             | 011000 <sub>B</sub> :                    | 29.3% | 110010 <sub>B</sub> :   | 44.9% | 011000 <sub>B</sub> :                    | 47.3% | 110010 <sub>B</sub> :           | 62.9% |       |
|   |             | 011001 <sub>B</sub> :                    | 29.9% | All Others:<br>Reserved |       | 011001 <sub>B</sub> :                    | 47.9% | All Others:<br>Reserved         |       |       |

NOTE 1 These values may be used for MR14 OP[5:0] to set the V<sub>REF</sub>(DQ) levels in the LPDDR4-SDRAM.

NOTE 2 The range may be selected in the MR14 register by setting OP[7,6] appropriately.

NOTE 3 The MR14 registers represents either FSP[0] or FSP[1]. Two frequency-set-points each for CA and DQ are provided to allow for faster switching between terminated and un-terminated operation, or between different high-frequency setting which may use different terminations values.

## 2.5.5 MR21 Register Information (MA[7:0] = 15<sub>H</sub>)

| OP[7] | OP[6] | OP[5]               | OP[4] | OP[3] | OP[2] | OP[1] | OP[0] |
|-------|-------|---------------------|-------|-------|-------|-------|-------|
| RFU   |       | Low Speed CA buffer | RFU   |       |       |       |       |

| Function            | Register Type | Operand | Data  | Notes             |
|---------------------|---------------|---------|---|-------------------|
| Low Speed CA Buffer | Write-only    | OP[1]   | 0 <sub>B</sub> : Normal CA Buffer (Default)<br>1 <sub>B</sub> : Low Speed CA Buffer | 1,2,3,4,<br>5,6,7 |

- NOTE 1 Support for the Low Speed CA Buffer feature enabled by MR21 OP[5] is optional. Refer to manufacturer data sheet for availability.
- NOTE 2 Low speed CA buffer. Low Speed CA Buffer feature can enable lower power for some manufacturers' designs. The maximum clock speed for this mode is vendor-specific, but is not above 800 MHz. Refer to manufacturer data sheet for details.
- NOTE 3 There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address.
- NOTE 4 There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
- NOTE 5 After completing all other MRW commands to set the values besides MR21 OP[5] setting, MR21 OP[5] can be enabled to "high". Low Power CA Buffer cannot be enabled prior to full device initialization (completion of Step 9 in power up sequence).
- NOTE 6 Low speed CA buffer is allowed to be enabled only when CA ODT is disabled.
- NOTE 7 Devices not supporting Low Speed CA Buffer will ignore MR21 OP[5] setting.

## 2.5.6 MR22 Register Information (MA[7:0] = 16<sub>H</sub>)

| OP[7]                      | OP[6] | OP[5]   | OP[4]   | OP[3]   | OP[2]   | OP[1] | OP[0] |
|----------------------------|-------|---------|---------|---------|---------|-------|-------|
| ODTD for x8_2ch(Byte mode) |       | ODTD-CA | ODTE-CS | ODTE-CK | SOC ODT |       |       |

| Function   | Register Type | Operand | Data   | Notes  |
|--|---------------|---------|--|--------|
| SoC ODT<br>(Controller ODT Value for VOH calibration)                | Write-only    | OP[2:0] | 000 <sub>B</sub> : Disable (Default)<br>001 <sub>B</sub> : RZQ/1 (illegal if MR3 OP[0] = 0 <sub>B</sub> )<br>010 <sub>B</sub> : RZQ/2<br>011 <sub>B</sub> : RZQ/3 (illegal if MR3 OP[0] = 0 <sub>B</sub> )<br>100 <sub>B</sub> : RZQ/4<br>101 <sub>B</sub> : RZQ/5 (illegal if MR3 OP[0] = 0 <sub>B</sub> )<br>110 <sub>B</sub> : RZQ/6 (illegal if MR3 OP[0] = 0 <sub>B</sub> )<br>111 <sub>B</sub> : RFU | 1,2,3  |
| ODTE-CK<br>(CK ODT enabled for nonterminating rank)                  |               | OP[3]   | ODT bond PAD is ignored<br>0 <sub>B</sub> : ODT-CK Enable (Default)<br>1 <sub>B</sub> : ODT-CK Disable   | 2,3,4, |
| ODTE-CS<br>(CS ODT enable for nonterminating rank)                   |               | OP[4]   | ODT bond PAD is ignored<br>0 <sub>B</sub> : ODT-CS Enable (Default)<br>1 <sub>B</sub> : ODT-CS Disable   | 2,3,4  |
| ODTD-CA<br>(CA ODT termination disable)                              |               | OP[5]   | ODT bond PAD is ignored<br>0 <sub>B</sub> : ODT-CA Enable (default)<br>1 <sub>B</sub> : ODT-CA Disable   | 2,3,4  |
| X8ODTD[7:0]<br>(CA/CLK ODT termination disable, [7:0] Byte select)   |               | OP[6]   | Byte mode device x8 2ch only, lower [7:0] Byte selected Device<br>0 <sub>B</sub> : ODT-CS/CA/CLK follows MR11 OP[6:4] and MR22 OP[5:3] (default)<br>1 <sub>B</sub> : ODT-CS/CA/CLK Disabled  | 4      |
| X8ODTD[15:8]<br>(CA/CLK ODT termination disable, [15:8] Byte select) |               | OP[7]   | Byte mode device x8 2ch only, upper [15:8] Byte selected Device<br>0 <sub>B</sub> : ODT-CS/CA/CLK follows MR11 OP[6:4] and MR22 OP[5:3] (default)<br>1 <sub>B</sub> : ODT-CS/CA/CLK Disabled   | 4      |

NOTE 1 All values are “typical”.

NOTE 2 There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.

NOTE 3 There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

NOTE 4 The ODT\_CA pin is ignored by LPDDR4X devices. The ODT\_CA pin shall be connected to either V<sub>DD2</sub> or V<sub>SS</sub>. CA/ CS/ CK ODT is fully controlled through MR11 and MR22. Before enabling CA termination via MR11, all ranks should have appropriate MR22 termination settings programmed.

## 2.5.6 MR22 Register Information (MA[7:0] = 16<sub>H</sub>) (cont'd)

Table 5 — LPDDR4X Byte Mode Device (MR11 OP[6:4] ≠ 000B Case)

| MR22 | ODTD<br>Byte mode |       | ODT<br>CA | ODT<br>CS | ODT<br>CK | ODT PAD Ignore |               |               |               |               |               |
|------|-------------------|-------|-----------|-----------|-----------|----------------|---------------|---------------|---------------|---------------|---------------|
|      | OP[7]             | OP[6] | OP[5]     | OP[4]     | OP[3]     | CA             |               | CS            |               | CK            |               |
|      |                   |       |           |           |           | Lower<br>Byte  | Upper<br>Byte | Lower<br>Byte | Upper<br>Byte | Lower<br>Byte | Upper<br>Byte |
| LP4X | 0                 | 0     | 0         | 0         | 0         | T              | T             | T             | T             | T             | T             |
|      | 0                 | 0     | 0         | 0         | 1         | T              | T             | T             | T             |               |               |
|      | 0                 | 0     | 0         | 1         | 0         | T              | T             |               |               | T             | T             |
|      | 0                 | 0     | 0         | 1         | 1         | T              | T             |               |               |               |               |
|      | 0                 | 0     | 1         | 0         | 0         |                |               | T             | T             | T             | T             |
|      | 0                 | 0     | 1         | 0         | 1         |                |               | T             | T             |               |               |
|      | 0                 | 0     | 1         | 1         | 0         |                |               |               |               | T             | T             |
|      | 0                 | 0     | 1         | 1         | 1         |                |               |               |               |               |               |
|      | 0                 | 1     | 0         | 0         | 0         |                | T             |               | T             |               | T             |
|      | 0                 | 1     | 0         | 0         | 1         |                | T             |               | T             |               |               |
|      | 0                 | 1     | 0         | 1         | 0         |                | T             |               |               |               | T             |
|      | 0                 | 1     | 0         | 1         | 1         |                | T             |               |               |               |               |
|      | 0                 | 1     | 1         | 0         | 0         |                |               |               | T             |               | T             |
|      | 0                 | 1     | 1         | 0         | 1         |                |               |               | T             |               |               |
|      | 0                 | 1     | 1         | 1         | 0         |                |               |               |               |               | T             |
|      | 0                 | 1     | 1         | 1         | 1         |                |               |               |               |               |               |
|      | 1                 | 0     | 0         | 0         | 0         | T              |               | T             |               | T             |               |
|      | 1                 | 0     | 0         | 0         | 1         | T              |               | T             |               |               |               |
|      | 1                 | 0     | 0         | 1         | 0         | T              |               |               |               | T             |               |
|      | 1                 | 0     | 0         | 1         | 1         | T              |               |               |               |               |               |
|      | 1                 | 0     | 1         | 0         | 0         |                |               | T             |               | T             |               |
|      | 1                 | 0     | 1         | 0         | 1         |                |               | T             |               |               |               |
|      | 1                 | 0     | 1         | 1         | 0         |                |               |               |               | T             |               |
|      | 1                 | 0     | 1         | 1         | 1         |                |               |               |               |               |               |

NOTE T means “terminated” condition. Blank is “unterminated”

## 2.5.7 MR51 Register Information (MA[7:0] = 33H)

| OP[7] | OP[6] | OP[5] | OP[4] | OP[3]              | OP[2]             | OP[1]             | OP[0] |
|-------|-------|-------|-------|--------------------|-------------------|-------------------|-------|
| RFU   |       |       |       | Single ended Clock | Single ended WDQS | Single ended RDQS | RFU   |

| Function           | Register Type | Operand | Data   | Notes     |
|--------------------|---------------|---------|--|-----------|
| Single ended RDQS  | Write-only    | OP[1]   | 0B: Differential Read DQS (Default)<br>1B: Single ended Read DQS                 | 1,2,3,4,5 |
| Single ended WDQS  |               | OP[2]   | 0B: Differential Write DQS (Default)<br>1B: Single ended Write DQS               | 1,2,3,4,6 |
| Single ended Clock |               | OP[3]   | 0B: Differential Clock (Default), CK_t/CK_c<br>1B: Single ended Clock, Only CK_t | 1,2,3,4,7 |

NOTE 1 The features described in MR51 are optional. Please check the vendor for the availability.

NOTE 2 Device support for single ended mode features (MR51 OP[3:1]) is indicated in MR0 OP[5]

NOTE 3 There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address.

NOTE 4 There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

NOTE 5 When single ended RDQS mode is enabled (MR51 OP[1] =1b), DRAM drives Read DQSB low or Hi-Z.

NOTE 6 When single ended WDQS mode is enabled (MR51 OP[2] =1b), Write DQSB is required to be at a valid logic level. A valid Write DQSB signal will meet this requirement.

NOTE 7 When single ended Clock mode is enabled (MR51 OP[3] =1b), CK\_c is required to be at a valid logic level. A valid CK\_c signal will meet this requirement.



### 3 Command Definitions and Timing Diagrams

#### 3.1 Pull Up/Pull Down Driver Characteristics and Calibration

**Table 6 — Pull-down Driver Characteristics, with ZQ Calibration**

| $R_{ONPD,nom}$ | Resistor      | Min | Nom | Max | Unit  |
|----------------|---------------|-----|-----|-----|-------|
| 40 $\Omega$    | $R_{ON40PD}$  | 0.9 | 1   | 1.1 | RZQ/6 |
| 48 $\Omega$    | $R_{ON48PD}$  | 0.9 | 1   | 1.1 | RZQ/5 |
| 60 $\Omega$    | $R_{ON60PD}$  | 0.9 | 1   | 1.1 | RZQ/4 |
| 80 $\Omega$    | $R_{ON80PD}$  | 0.9 | 1   | 1.1 | RZQ/3 |
| 120 $\Omega$   | $R_{ON120PD}$ | 0.9 | 1   | 1.1 | RZQ/2 |
| 240 $\Omega$   | $R_{ON240PD}$ | 0.9 | 1   | 1.1 | RZQ/1 |

NOTE 1 All value are after ZQ Calibration. Without ZQ Calibration  $R_{ONPD}$  values are  $\pm 30\%$ .

**Table 7 — Terminated Pull-Up Characteristics, with ZQ Calibration**

| $VOH_{PU,nom}$      | $VOH,nom$ (mV) | Min | Nom | Max | Unit      |
|---------------------|----------------|-----|-----|-----|-----------|
| $V_{DDQ} \cdot 0.5$ | 300            | 0.9 | 1   | 1.1 | $VOH,nom$ |
| $V_{DDQ} \cdot 0.6$ | 360            | 0.9 | 1   | 1.1 | $VOH,nom$ |

NOTE 1 All values are after ZQ Calibration. Without ZQ Calibration  $VOH(nom)$  values are  $\pm 30\%$ .

NOTE 2  $VOH,nom$  (mV) values are based on a nominal  $V_{DDQ} = 0.6$  V.

**Table 8 — Terminated Valid Calibration Points**

| $VOH_{PU,nom}$      | SOC ODT Value |       |       |       |       |       |
|---------------------|---------------|-------|-------|-------|-------|-------|
|                     | 240           | 120   | 80    | 60    | 48    | 40    |
| $V_{DDQ} \cdot 0.5$ | VALID         | VALID | VALID | VALID | VALID | VALID |
| $V_{DDQ} \cdot 0.6$ | DNU           | VALID | DNU   | VALID | DNU   | DNU   |

NOTE 1 Once the output is calibrated for a given  $VOH(nom)$  calibration point, the ODT value may be changed without recalibration.

NOTE 2 If the  $VOH(nom)$  calibration point is changed, then re-calibration is required.

NOTE 3 DNU = Do Not Use.

### 3.2 ODT Mode Register and ODT Characteristics




Figure 1 — On Die Termination for CA

### 3.2 ODT Mode Register and ODT Characteristics (cont'd)

**Table 9 — ODT DC Electrical Characteristics**  
(Assuming RZQ = 240  $\Omega$  +/-1% over the Entire Operating Temperature Range  
after a Proper ZQ Calibration)

| MR11<br>OP[6:4]                    | R <sub>TT</sub> | V <sub>out</sub>              | Min | Nom | Max | Unit  | Notes |
|------------------------------------|-----------------|-------------------------------|-----|-----|-----|-------|-------|
| 001                                | 240 Ω           | VOLdc = 0.20*V <sub>DDQ</sub> | 0.8 | 1   | 1.1 | RZQ   | 1,2   |
|                                    |                 | VOMdc = 0.50*V <sub>DDQ</sub> | 0.9 | 1   | 1.1 | RZQ   | 1,2   |
|                                    |                 | VOHdc = 0.75*V <sub>DDQ</sub> | 0.9 | 1   | 1.3 | RZQ   | 1,2   |
| 010                                | 120 Ω           | VOLdc = 0.20*V <sub>DDQ</sub> | 0.8 | 1   | 1.1 | RZQ/2 | 1,2   |
|                                    |                 | VOMdc = 0.50*V <sub>DDQ</sub> | 0.9 | 1   | 1.1 | RZQ/2 | 1,2   |
|                                    |                 | VOHdc = 0.75*V <sub>DDQ</sub> | 0.9 | 1   | 1.3 | RZQ/2 | 1,2   |
| 011                                | 80 Ω            | VOLdc = 0.20*V <sub>DDQ</sub> | 0.8 | 1   | 1.1 | RZQ/3 | 1,2   |
|                                    |                 | VOMdc = 0.50*V <sub>DDQ</sub> | 0.9 | 1   | 1.1 | RZQ/3 | 1,2   |
|                                    |                 | VOHdc = 0.75*V <sub>DDQ</sub> | 0.9 | 1   | 1.3 | RZQ/3 | 1,2   |
| 100                                | 60 Ω            | VOLdc = 0.20*V <sub>DDQ</sub> | 0.8 | 1   | 1.1 | RZQ/4 | 1,2   |
|                                    |                 | VOMdc = 0.50*V <sub>DDQ</sub> | 0.9 | 1   | 1.1 | RZQ/4 | 1,2   |
|                                    |                 | VOHdc = 0.75*V <sub>DDQ</sub> | 0.9 | 1   | 1.3 | RZQ/4 | 1,2   |
| 101                                | 48 Ω            | VOLdc = 0.20*V <sub>DDQ</sub> | 0.8 | 1   | 1.1 | RZQ/5 | 1,2   |
|                                    |                 | VOMdc = 0.50*V <sub>DDQ</sub> | 0.9 | 1   | 1.1 | RZQ/5 | 1,2   |
|                                    |                 | VOHdc = 0.75*V <sub>DDQ</sub> | 0.9 | 1   | 1.3 | RZQ/5 | 1,2   |
| 110                                | 40 Ω            | VOLdc = 0.20*V <sub>DDQ</sub> | 0.8 | 1   | 1.1 | RZQ/6 | 1,2   |
|                                    |                 | VOMdc = 0.50*V <sub>DDQ</sub> | 0.9 | 1   | 1.1 | RZQ/6 | 1,2   |
|                                    |                 | VOHdc = 0.75*V <sub>DDQ</sub> | 0.9 | 1   | 1.3 | RZQ/6 | 1,2   |
| Mismatch CA-CA<br>within clk group |                 | 0.50*V <sub>DDQ</sub>         | -   |     | 2   | %     | 1,2,3 |

NOTE 1 The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see 3.4 on voltage and temperature sensitivity.

NOTE 2 Pull-down ODT resistors are recommended to be calibrated at 0.50\*V<sub>DDQ</sub>. Other calibration schemes may be used to achieve the linearity spec shown above, e.g., calibration at 0.75\*V<sub>DDQ</sub> and 0.2\*V<sub>DDQ</sub>.

NOTE 3 CA to CA mismatch within clock group (CA,CS) variation for a given component including CK<sub>t</sub> and CK<sub>c</sub> (characterized).


$$CA - CA_{\text{Mismatch}} = \frac{RODT(\text{max}) - RODT(\text{min})}{RODT|T(\text{avg})}$$

### 3.3 On Die Termination for DQ, DQS, and DMI

On-Die Termination effective resistance  $R_{TT}$  is defined by MR11 OP[2:0].

ODT is applied to the DQ, DMI, DQS\_t and DQS\_c pins.

A functional representation of the on-die termination is shown in **Figure 2**.



**Figure 2 — On Die Termination**

### 3.3 On Die Termination for DQ, DQS, and DMI (cont'd)

**Table 10 — ODT DC Electrical Characteristics**  
(Assuming RZQ = 240  $\Omega$  +/-1% over the Entire Operating Temperature Range  
after a Proper ZQ Calibration)

| MR11<br>OP[2:0]               | R <sub>TT</sub> | V <sub>out</sub>              | Min | Nom | Max | Unit  | Notes |
|-------------------------------|-----------------|-------------------------------|-----|-----|-----|-------|-------|
| 001                           | 240 Ω           | VOLdc = 0.20*V <sub>DDQ</sub> | 0.8 | 1   | 1.1 | RZQ   | 1,2   |
|                               |                 | VOMdc = 0.50*V <sub>DDQ</sub> | 0.9 | 1   | 1.1 | RZQ   | 1,2   |
|                               |                 | VOHdc = 0.75*V <sub>DDQ</sub> | 0.9 | 1   | 1.3 | RZQ   | 1,2   |
| 010                           | 120 Ω           | VOLdc = 0.20*V <sub>DDQ</sub> | 0.8 | 1   | 1.1 | RZQ/2 | 1,2   |
|                               |                 | VOMdc = 0.50*V <sub>DDQ</sub> | 0.9 | 1   | 1.1 | RZQ/2 | 1,2   |
|                               |                 | VOHdc = 0.75*V <sub>DDQ</sub> | 0.9 | 1   | 1.3 | RZQ/2 | 1,2   |
| 011                           | 80 Ω            | VOLdc = 0.20*V <sub>DDQ</sub> | 0.8 | 1   | 1.1 | RZQ/3 | 1,2   |
|                               |                 | VOMdc = 0.50*V <sub>DDQ</sub> | 0.9 | 1   | 1.1 | RZQ/3 | 1,2   |
|                               |                 | VOHdc = 0.75*V <sub>DDQ</sub> | 0.9 | 1   | 1.3 | RZQ/3 | 1,2   |
| 100                           | 60 Ω            | VOLdc = 0.20*V <sub>DDQ</sub> | 0.8 | 1   | 1.1 | RZQ/4 | 1,2   |
|                               |                 | VOMdc = 0.50*V <sub>DDQ</sub> | 0.9 | 1   | 1.1 | RZQ/4 | 1,2   |
|                               |                 | VOHdc = 0.75*V <sub>DDQ</sub> | 0.9 | 1   | 1.3 | RZQ/4 | 1,2   |
| 101                           | 48 Ω            | VOLdc = 0.20*V <sub>DDQ</sub> | 0.8 | 1   | 1.1 | RZQ/5 | 1,2   |
|                               |                 | VOMdc = 0.50*V <sub>DDQ</sub> | 0.9 | 1   | 1.1 | RZQ/5 | 1,2   |
|                               |                 | VOHdc = 0.75*V <sub>DDQ</sub> | 0.9 | 1   | 1.3 | RZQ/5 | 1,2   |
| 110                           | 40 Ω            | VOLdc = 0.20*V <sub>DDQ</sub> | 0.8 | 1   | 1.1 | RZQ/6 | 1,2   |
|                               |                 | VOMdc = 0.50*V <sub>DDQ</sub> | 0.9 | 1   | 1.1 | RZQ/6 | 1,2   |
|                               |                 | VOHdc = 0.75*V <sub>DDQ</sub> | 0.9 | 1   | 1.3 | RZQ/6 | 1,2   |
| Mismatch DQ-DQ<br>within byte |                 | 0.50*V <sub>DDQ</sub>         | -   |     | 2   | %     | 1,2,3 |

NOTE 1 The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see 3.4 on voltage and temperature sensitivity.

NOTE 2 Pull-dn ODT resistors are recommended to be calibrated at 0.75\*V<sub>DDQ</sub> and 0.2\*V<sub>DDQ</sub>. Other calibration schemes may be used to achieve the linearity spec shown above, e.g., calibration at 0.75\*V<sub>DDQ</sub> and 0.1\*V<sub>DDQ</sub>.

NOTE 3 DQ to DQ mismatch within byte variation for a given component including DQS<sub>t</sub> and DQS<sub>c</sub> (characterized).

$$DQ - DQ_{\text{Mismatch}} = \frac{RODT(\text{max}) - RODT(\text{min})}{RODT|T(\text{avg})}$$

### 3.4 Output Driver and Termination Register Temperature and Voltage Sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to **Table 11** and **Table 12**.

**Table 11 — Output Driver and Termination Register Sensitivity Definition**

| Resistor      | Definition Point      | Min  | Max   | Unit | Notes |
|---------------|-----------------------|--|---|------|-------|
| $R_{ONPD}$    | $0.50 \times V_{DDQ}$ | $90 - (dR_{ONdT} \times  \Delta T ) - (dR_{ONdV} \times  \Delta V )$ | $110 + (dR_{ONdT} \times  \Delta T ) + (dR_{ONdV} \times  \Delta V )$ | %    | 1,2   |
| $VOH_{PU}$    | $0.50 \times V_{DDQ}$ | $90 - (dVOHdT \times  \Delta T ) - (dVOHdV \times  \Delta V )$       | $110 + (dVOHdT \times  \Delta T ) + (dVOHdV \times  \Delta V )$       | %    | 1,2,5 |
| $R_{TT(I/O)}$ | $0.50 \times V_{DDQ}$ | $90 - (dR_{ONdT} \times  \Delta T ) - (dR_{ONdV} \times  \Delta V )$ | $110 + (dR_{ONdT} \times  \Delta T ) + (dR_{ONdV} \times  \Delta V )$ | %    | 1,2,3 |
| $R_{TT(In)}$  | $0.50 \times V_{DDQ}$ | $90 - (dR_{ONdT} \times  \Delta T ) - (dR_{ONdV} \times  \Delta V )$ | $110 + (dR_{ONdT} \times  \Delta T ) + (dR_{ONdV} \times  \Delta V )$ | %    | 1,2,4 |

NOTE 1  $\Delta T = T - T(\text{@ Calibration})$ ,  $\Delta V = V - V(\text{@ Calibration})$

NOTE 2  $dR_{ONdT}$ ,  $dR_{ONdV}$ ,  $dVOHdT$ ,  $dVOHdV$ ,  $dR_{TTdT}$ , and  $dR_{TTdV}$  are not subject to production test but are verified by design and characterization.

NOTE 3 This parameter applies to Input/Output pin such as DQS, DQ and DMI and the input pins such as CK, CA, and CS.

NOTE 4 Refer to the clause on "Pull Up/Pull Down Driver Characteristics and Calibration" in JESD209-4 for the values of  $VOH_{PU}$ .

**Table 12 — Output Driver and Termination Register Temperature and Voltage Sensitivity**

| Symbol      | Parameter                        | Min  | Max  | Unit |
|-------------|----------------------------------|------|------|------|
| $dR_{ONdT}$ | $R_{ON}$ Temperature Sensitivity | 0.00 | 0.75 | %/°C |
| $dR_{ONdV}$ | $R_{ON}$ Voltage Sensitivity     | 0.00 | 0.20 | %/mV |
| $dVOHdT$    | VOH Temperature Sensitivity      | 0.00 | 0.75 | %/°C |
| $dVOHdV$    | VOH Voltage Sensitivity          | 0.00 | 0.35 | %/mV |
| $dR_{TTdT}$ | $R_{TT}$ Temperature Sensitivity | 0.00 | 0.75 | %/°C |
| $dR_{TTdV}$ | $R_{TT}$ Voltage Sensitivity     | 0.00 | 0.20 | %/mV |

### 3.5 Single-ended Mode for Clock and Strobe

LPDDR4X SDRAM supports the function of single-ended mode for Clock and Strobe independently to reduce power consumption at low frequency operation. The clock frequency applied by this function is equal or less than 800 MHz and each ODT state (CK/CA, DQS/DQ) is required to be unterminated.

This function is optional. Refer to MR0 OP[5] whether this function is support or not.

The entering and exiting single-ended mode for Clock and Strobe is controlled by MR51 OP[3:1] setting.

The single-ended mode for Strobe affects to the following commands.

- Write-1
  - Mask Write-1\*\*
  - Read-1
  - Mode Register Read-1\*
  - MPC Write FIFO\*\*
  - MPC Read FIFO\*
  - MPC Read DQ calibration: regardless of the setting of Read Preamble Training Mode: MR13 OP[1]\*
- \*: Read equivalent operations  
\*\*: Write equivalent operations

#### 3.5.1 Combination of Mode Register Setting and ODT Termination

Single-ended mode for Clock and Strobe MR setting:MR51 [OP3:1] can be independent. It means that the all settings, i.e., OP[3:1] = 000, 001, 010 .... 110,111 are available. For ODT behavior for each MR51 OP[3:1] setting, refer to **Table 13**.

**Table 13 — ODT Status for Single-ended Mode for Clock and Strobe**

| Function           | MR#/Operand | Data                          | SDRAM ODT                                   |
|--------------------|-------------|-------------------------------|---|
| Single ended RDQS  | MR51[OP1]   | 0 <sub>B</sub> : Differential | Don't Care                                  |
|                    |             | 1 <sub>B</sub> : Single-ended | Don't Care                                  |
| Single ended WDQS  | MR51[OP2]   | 0 <sub>B</sub> : Differential | DQ/DQS ODT Supports both enable and disable |
|                    |             | 1 <sub>B</sub> : Single-ended | DQ/DQS ODT Supports disable only            |
| Single ended Clock | MR51[OP3]   | 0 <sub>B</sub> : Differential | CK ODT Supports both enable and disable     |
|                    |             | 1 <sub>B</sub> : Single-ended | CK ODT Supports only disable only           |

### 3.5.2 Restriction of Single-ended Mode

The following restriction applies under Single-ended mode

MR51 [OP1] = 1<sub>B</sub>: Single ended RDQS is enabled.

- The output level of DQS\_c is always "LOW or Hi.Z " during read or equivalent operations

MR51 [OP2] = 1<sub>B</sub>: Single ended WDQS is enabled.

- DQS\_c should be Valid (LOW or High) for WRITE or equivalent operations.
- DQS\_t will be referenced to VREFDQ.
- The VREFDQ lower limit: MR14 OP[5:0] range is TBD thru 110010<sub>B</sub>: for MR14 OP[6]=0<sub>B</sub> or 1<sub>B</sub>.
- MR51 OP[2] has been set 1<sub>B</sub> (Enable) for either physical register. DQS\_c input level is required to "High" during tDQSCKE and tCAENT period at CBT operation.

MR51 [OP3] = 1<sub>B</sub>: Single ended Clock is enabled.

- CK\_c should be Valid (LOW or High)
- CK\_t will be referenced to VREFCA.
- The VREFCA lower limit: MR12 OP[5:0] range is TBD thru 110010<sub>B</sub>: for MR12 OP[6]=0<sub>B</sub> or 1<sub>B</sub>.
- MR51 OP[3] has been set 1<sub>B</sub> (Enable) for either or both physical register. Additional timing period is needed after MRW command of changing the FSP status. VRCG status change to high current mode also is the same situation as FSP change.

### 3.5.3 Switching Sequence between Differential and Single-ended

Switching only Read DQS functionality from differential to single ended and vice versa, Single Ended Read DQS Enable: MR51 OP[1] can be written by Mode Register Write command regardless FSP OP setting.


Switching the Write DQS and CK functionality from differential to single ended and vice versa is done only via frequency set point switching. Therefore, the setting of FSP-OP: MR13 OP[7] and MR13 OP[6] need to be different at setting MR51 OP[3:2].

To support operation with Single-ended Clock and Strobe enabled, MR51 supports two physical registers and are included in the configuration changes supported with set points 0 and 1 during FSP switching.

The frequency set point update timing for Differential/Single-ended mode switching is shown in the following figures. When changing the frequency set point via MR13 OP[7], the VRCG setting: MR13 OP[3] have to be changed into VREF fast response (high current) mode at the same time. After frequency change time (tFC) is satisfied. VRCG can be changed into normal operation mode via MR13 OP[3].




### 3.5.3 Switching Sequence between Differential and Single-ended (cont'd)



- NOTE 1 The definition that is Clock frequency change during CKE HIGH should be followed at the frequency change operation. For more information, refer to Section 4.49 Input Clock Stop and Frequency Change.
- NOTE 2 Clock input level after Tb0 is an example. The stable high to the clock input is also allowed.
- NOTE 3 Mode Register Setting  
FSP-OP MR13 [OP7] = 0<sub>B</sub>  
Single ended Clock MR51 [OP3] = 0<sub>B</sub> (Disabled)  
FSP-OP MR13 [OP7] = 1<sub>B</sub>  
Single ended Clock: MR51 [OP3] = 1<sub>B</sub> (Enabled)

**Figure 3 — Differential to SE CK and Write DQS - FSP Switching Timing CKE=High**


### 3.5.3 Switching Sequence between Differential and Single-ended (cont'd)



- NOTE 1 The definition that is Clock frequency change during CKE HIGH should be followed at the frequency change operation. For more information, refer to Section 4.49 Input Clock Stop and Frequency Change.
- NOTE 2 Clock input level before Ta1 is an example. The stable high to the clock input is also allowed.
- NOTE 3 Mode Register Setting  
FSP-OP MR13 [OP7] = 0<sub>B</sub>  
Single ended Clock MR51 [OP3] = 0<sub>B</sub> (Disabled)  
FSP-OP MR13 [OP7] = 1<sub>B</sub>  
Single ended Clock: MR51 [OP3] = 1<sub>B</sub> (Enabled)

**Figure 4 — SE to Differential CK and Write DQS - FSP Switching Timing CKE=High**

### 3.5.3 Switching Sequence between Differential and Single-ended (cont'd)



NOTE 1 The input clock frequency can be changed, stopped, or floated during power-down, provided that upon exiting power-down, the clock is stable and within specified limits for a minimum of  $t_{CKCKEH}$  of stable clock prior to power-down exit and that the clock frequency is between the minimum and maximum frequency for the speed grade in use.


NOTE 2 Clock input level after  $T_{e0}$  is an example. The stable high to the clock input is also allowed.

NOTE 3 The CKE is able to move to LOW without satisfying  $t_{VRCG}$  enable period.

NOTE 4 Mode Register Setting  
FSP-OP MR13 [OP7] = 0<sub>B</sub>  
Single ended Clock MR51 [OP3] = 0<sub>B</sub> (Disabled)  
FSP-OP MR13 [OP7] = 1<sub>B</sub>  
Single ended Clock: MR51 [OP3] = 1<sub>B</sub> (Enabled)

Figure 5 — Differential to SE CK and Write DQS - FSP Switching Timing CKE=Low

### 3.5.3 Switching Sequence between Differential and Single-ended (cont'd)



NOTE 1 The input clock frequency can be changed, stopped, or floated during power-down, provided that upon exiting power-down, the clock is stable and within specified limits for a minimum of tCKCKEH of stable clock prior to power-down exit and that the clock frequency is between the minimum and maximum frequency for the speed grade in use.

NOTE 2 Clock input level before Td1 is an example. The stable high to the clock input is also allowed.


NOTE 3 The CKE is able to move to LOW without satisfying tVRCG enable period.

NOTE 4 Mode Register Setting  
 FSP-OP MR13 [OP7] = 0<sub>B</sub>  
 Single ended Clock MR51 [OP3] = 0<sub>B</sub> (Disabled)  
 FSP-OP MR13 [OP7] = 1<sub>B</sub>  
 Single ended Clock: MR51 [OP3] = 1<sub>B</sub> (Enabled)


Figure 6 — SE to Differential CK and Write DQS - FSP Switching Timing CKE=Low

### 3.5.4 VRCG Enable Timing

The VRCG Enable timing when MR51 OP[3]: Single ended Clock has been set 1B (Enable) for either or both physical register is shown in **Figure 7**.



**Figure 7 — VRCG Status Change to High Current Mode: Single-ended Clock Case**



NOTE 1 When Single-ended Clock is enabled on inactive mode register: MR51 OP[3].

**Figure 8 — VRCG Status Change to High Current Mode: Differential Clock Case**


### 3.5.4 VRCG Enable Timing (cont'd)

**Table 14 — SE from/to Differential FSP and Additional Period for MRW AC Timing**

| Parameter  | Symbol     | Min/<br>Max | Data Rate                          | Unit | Note |
|--|------------|-------------|------------------------------------|------|------|
|  |            |             | Equal to or less<br>than 1600 Mbps |      |      |
| Frequency Set Point Parameters for Switching Single-ended from/to Differential Clock/Strobe          |            |             |                                    |      |      |
| Valid Clock Requirement after entering FSP when changing between SE/Differential modes               | tCKFSPE_SE | Min         | Max(15ns, 8nCK)                    | -    |      |
| Valid Clock Requirement before first valid command after an FSP change between SE/Differential modes | tCKFSPX_SE | Min         | Max(15ns, 8nCK)                    | -    |      |
| Additional period for after MRW command  |            |             |                                    |      |      |
| Post Clock for MRW   | tMRW_PST   | Min         | 2                                  | nCK  |      |

### 3.5.5 Command Bus Training Procedure


DQS\_c input level is required to “High” during tDQSCKE and CAENT period when the MR51 OP[2] : Single ended WDQS has been set 1<sub>B</sub> (Enable) for either physical register. This restriction is to prevent capturing unexpected DQS edge when SOC mode is moving from Differential DQS mode to SE DQS mode and vice versa. The command bus training timing is shown in **Figure 9**.



NOTE 1 The status of following pins are don't care from T0 to Tg3: DQ[7], DQ[15:14], DMI[1:0], DQS\_t[1] and DQS\_c[1].

**Figure 9 — Write DQS Mode Changes from Differential to Single-ended for x16 Device**

3.5.5 Command Bus Training Procedure (cont'd)




NOTE 1 The status of DMI is don't care from T0 to Tk2.

Figure 10 — Write DQS Mode Changes from Differential to Single-ended for x8 Device



3.5.5 Command Bus Training Procedure (cont'd)



NOTE 1 The status of DMI is don't care from T0 to Tk2.

Figure 11 — Write DQS Mode Changes from Single-ended to Differential for x8 Device

### 3.5.6 Mode Register Function with Two Physical Registers

Parameters which have two physical registers controlled by FSP-WR and FSP-OP are shown in **Table 15** with the exception outlined in NOTE 1.

**Table 15 — Mode Register Function with Two Physical Registers**


| MR#  | Operand | Function   | Note |
|------|---------|--|------|
| MR1  | OP[2]   | WR-PRE (WR Pre-amble Length)                       |      |
|      | OP[3]   | RD-PRE (RD Pre-amble Type)                         |      |
|      | OP[6:4] | nWR (Write-Recovery for Auto-Pre-charge commands)  |      |
|      | OP[7]   | PST (RD Post-Ambles Length)                        |      |
| MR2  | OP[2:0] | RL (Read latency)                                  |      |
|      | OP[5:3] | WL (Write latency)                                 |      |
|      | OP[6]   | WLS (Write Latency Set)                            |      |
| MR3  | OP[0]   | PU-Cal (Pull-up Calibration Point)                 | 1    |
|      | OP[1]   | WR PST(WR Post-Ambles Length)                      |      |
|      | OP[5:3] | PDDS (Pull-Down Drive Strength)                    |      |
|      | OP[6]   | DBI-RD (DBI-Read Enable)                           |      |
|      | OP[7]   | DBI-WR (DBI-Write Enable)                          |      |
| MR11 | OP[2:0] | DQ ODT (DQ Bus Receiver On-Die-Termination)        |      |
|      | OP[6:4] | CA ODT (CA Bus Receiver On-Die-Termination)        |      |
| MR12 | OP[5:0] | VREF(ca) (VREF(ca) Setting)                        |      |
|      | OP[6]   | VR-CA (VREF(ca) Range)                             |      |
| MR14 | OP[5:0] | VREF(dq) (VREF(dq) Setting)                        |      |
|      | OP[6]   | VR(dq) (VREF(dq) Range)                            |      |
| MR21 | OP[5]   | Low Speed CA buffer (Optional)                     |      |
| MR22 | OP[2:0] | SoC ODT (Controller ODT Value for VOH calibration) |      |
|      | OP[3]   | ODTE-CK (CK ODT enabled for non-terminating rank)  |      |
|      | OP[4]   | ODTE-CS (CS ODT enable for non-terminating rank)   |      |
|      | OP[5]   | ODTD-CA (CA ODT termination disable)               |      |
| MR51 | OP[1]   | SE_QE_RD (Single Ended Read DQS Enable)            |      |
|      | OP[2]   | SE_QE_WR (Single Ended Write DQS Enable)           |      |
|      | OP[3]   | SE_CE (Single Ended CK Enable)                     |      |

NOTE 1 For dual channel devices, PU-CAL setting is required as the same value for both Ch.A and Ch.B before issuing ZQ Cal start command.

### 3.5.7 Reference Level for Single-ended Mode

When Single-ended mode is enabled for Clock and Strobe, each reference level is as follows:

- CK\_t is referenced to VREF(CA), same as the command, and
- The chip select and DQS\_t is referenced to VREF(DQ), same as DQ and DMI.




NOTE 1 VREFCA is calculated value based on VDD2 and MR12.

NOTE 2 VrefCA must be set in following Opcode.

MR12 OP[6] = 0, MR12 OP[5:0] = TBD through 110010<sub>B</sub>

MR12 OP[6] = 1, MR12 OP[5:0] = TBD through 110010<sub>B</sub>

**Figure 12 — Reference Point of CK\_t**



NOTE 1 Vref DQ is calculated value based on VDDQ and MR14.

NOTE 2 VrefDQ must be set in following Opcode.

MR12 OP[6] = 0, MR12 OP[5:0] = TBD through 110010

MR12 OP[6] = 1, MR12 OP[5:0] = TBD through 110010

**Figure 13 — Reference Point of DQS\_t**

### 3.5.8 AC Parameters for Single Ended (SE)

The AC timing shown in **Table 16** is applied under conditions of Single ended mode.

**Table 16 — Delta CK and DQS Specification**

| Parameter   | Symbol   | Min/<br>Max | Data Rate Equal to or<br>less than 1600Mbps | Unit                  | Note |
|---|--|-------------|---|-----------------------|------|
| CK single-ended input voltage                       | V <sub>inse_CK_High</sub> - V <sub>inse_CK_low</sub>   | Min         | 210   | mV                    | 1    |
| Rx timing window                                    | t <sub>ClVW</sub>                                      | Max         | 0.35  | UI                    | 1,5  |
| Average High pulse width                            | t <sub>CH</sub> (avg)                                  | Min         | TBD   | t <sub>CK</sub> (avg) | 1    |
|   |  | Max         | TBD   | t <sub>CK</sub> (avg) | 1    |
| Average Low pulse width                             | t <sub>CL</sub> (avg)                                  | Min         | TBD   | t <sub>CK</sub> (avg) | 1    |
|   |  | Max         | TBD   | t <sub>CK</sub> (avg) | 1    |
| Absolute High clock pulse width                     | t <sub>CH</sub> (abs)                                  | Min         | TBD   | t <sub>CK</sub> (avg) | 1    |
|   |  | Max         | TBD   | t <sub>CK</sub> (avg) | 1    |
| Absolute Low clock pulse width                      | t <sub>CL</sub> (abs)                                  | Min         | TBD   | t <sub>CK</sub> (avg) | 1    |
|   |  | Max         | TBD   | t <sub>CK</sub> (avg) | 1    |
| Input Slew Rate for Clock                           | SRIN_CK  | Min         | TBD   | V/ns                  | 1    |
|   |  | Max         | TBD   | V/ns                  | 1    |
| DQS single-ended input voltage                      | V <sub>inse_DQS_High</sub> - V <sub>inse_DQS_low</sub> | Min         | 210   | mV                    | 2    |
| Input Slew Rate for DQS                             | SRIN_DQS   | Min         | 1   | V/ns                  | 2    |
|   |  | Max         | 7   | V/ns                  | 2    |
| Rx timing window total                              | t <sub>DIVW</sub>                                      | Max         | 0.35  | UI                    | 2,6  |
| DQS Single-ended output high time (DBI-Disabled)    | t <sub>QSH</sub>                                       | Min         | t <sub>CH</sub> -0.10                       | t <sub>CK</sub> (avg) | 1,3  |
| DQS Single-ended output low time (DBI-Disabled)     | t <sub>QSL</sub>                                       | Min         | t <sub>CL</sub> -0.10                       | t <sub>CK</sub> (avg) | 1,3  |
| DQ output window time total, per pin (DBI-Disabled) | t <sub>QW</sub>  | Min         | 0.65  | UI                    | 6    |
| Write leveling setup time                           | t <sub>WLS</sub>                                       | Min         | 250   | ps                    | 4    |
| Write leveling hold time                            | t <sub>WLH</sub>                                       | Min         | 250   | ps                    | 4    |
| DQS falling edge to CK setup time                   | t <sub>DSS</sub>                                       | Min         | 0.3   | t <sub>CK</sub> (avg) | 4    |
| DQS falling edge hold time from CK                  | t <sub>DSH</sub>                                       | Min         | 0.3   | t <sub>CK</sub> (avg) | 4    |

NOTE 1 This spec is applied when MR51 OP[3]=1<sub>B</sub> (single ended CK enabled)

NOTE 2 This spec is applied when MR51 OP[2]=1<sub>B</sub> (single ended Write DQS enabled)

NOTE 3 This spec is applied when MR51 OP[1]=1<sub>B</sub> (single ended Read DQS enabled)

NOTE 4 This spec is applied when MR51 OP[3]=1<sub>B</sub> and MR51 OP[2]=0<sub>B</sub> or MR51 OP[3]=0<sub>B</sub> and MR51 OP[2]=1<sub>B</sub>.

NOTE 5 UI=t<sub>CK</sub>

NOTE 6 UI=t<sub>CK</sub>/2

## 4 AC and DC Operating Conditions

### 4.1 Recommended DC Operating Conditions for Low Voltage

Table 17 — Recommended DC Operating Conditions

| DRAM                            | Symbol    | Min  | Typ  | Max  | Unit | Notes   |
|---------------------------------|-----------|------|------|------|------|---------|
| Core 1 Power                    | $V_{DD1}$ | 1.70 | 1.80 | 1.95 | V    | 1,2     |
| Core 2 Power/Input Buffer Power | $V_{DD2}$ | 1.06 | 1.10 | 1.17 | V    | 1,2,3   |
| I/O Buffer Power                | $V_{DDQ}$ | 0.57 | 0.6  | 0.65 | V    | 2,3,4,5 |

NOTE 1  $V_{DD1}$  uses significantly less current than  $V_{DD2}$ .

NOTE 2 The voltage range is for DC voltage only. DC is defined as the voltage supplied at the DRAM and is inclusive of all noise up to 20 MHz at the DRAM package ball.

NOTE 3 The voltage noise tolerance from DC to 20 MHz exceeding a pk-pk tolerance of 45 mV at the DRAM ball is not included in the TdIVW.

NOTE 4  $V_{DDQ}(\text{max})$  may be extended to 0.67 V as an option in case the operating clock frequency is equal or less than 800 Mhz.

NOTE 5 Pull up, pull down and ZQ calibration tolerance spec is valid only in normal  $V_{DDQ}$  tolerance range (0.57 V - 0.65 V).

### 4.2 Single Ended Output Slew Rate




Figure 14 — Single Ended Output Slew Rate Definition

Table 18 — Output Slew Rate (Single-ended) for 0.6 V  $V_{DDQ}$

| Parameter   | Symbol             | Value            |                  | Units |
|---|--------------------|------------------|------------------|-------|
|   |                    | Min <sup>1</sup> | Max <sup>2</sup> |       |
| Single-ended Output Slew Rate ( $VOH = V_{DDQ} \cdot 0.5$ ) | SRQse <sup>†</sup> | 3.0              | 9                | V/ns  |
| Output slew-rate matching Ratio (Rise to Fall)              | -                  | 0.8              | 1.2              | -     |

<sup>†</sup> SR: Slew Rate, Q: Query Output (like in DQ, which stands for Data-in, Query-Output), se: Single-ended Signals

NOTE 1 Measured with output reference load.

NOTE 2 The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation.

NOTE 3 The output slew rate for falling and rising edges is defined and measured between  $VOL(AC) = 0.2 \cdot VOH(DC)$  and  $VOH(AC) = 0.8 \cdot VOH(DC)$ .

NOTE 4 Slew rates are measured under average SSO conditions, with 50% of DQ signals per data byte switching.

4.3 Differential Output Slew Rate




Figure 15 — Differential Output Slew Rate Definition

Table 19 — Differential Output Slew Rate for 0.6 V  $V_{DDQ}$

| Parameter  | Symbol               | Value |     | Units |
|--|----------------------|-------|-----|-------|
|  |                      | Min   | Max |       |
| Differential Output Slew Rate ( $VOH = V_{DDQ} \cdot 0.5$ )  | SRQdiff <sup>†</sup> | 6     | 18  | V/ns  |
| <sup>†</sup> SR: Slew Rate, Q: Query Output (like in DQ, which stands for Data-in, Query-Output), diff: Differential Signals |                      |       |     |       |

- NOTE 1 Measured with output reference load.
- NOTE 2 The output slew rate for falling and rising edges is defined and measured between  $VOL(AC) = -0.8 \cdot VOH(DC)$  and  $VOH(AC) = 0.8 \cdot VOH(DC)$ .
- NOTE 3 Slew rates are measured under average SSO conditions, with 50% of DQ signals per data byte switching.

## 5 V<sub>REF</sub> Specifications

### 5.1 CA Internal V<sub>REF</sub> Specifications

Table 20 — CA Internal V<sub>REF</sub> Specifications

| Parameter                                   | Symbol                       | Min    | Typ   | Max   | Unit             | Notes |
|---|------------------------------|--------|-------|-------|------------------|-------|
| V <sub>REF</sub> Max operating point Range0 | V <sub>REF_max_R0</sub>      | -      | -     | 44.9% | V <sub>DDQ</sub> | 1,11  |
| V <sub>REF</sub> Min operating point Range0 | V <sub>REF_min_R0</sub>      | 15%    | -     | -     | V <sub>DDQ</sub> | 1,11  |
| V <sub>REF</sub> Max operating point Range1 | V <sub>REF_max_R1</sub>      | -      | -     | 62.9% | V <sub>DDQ</sub> | 1,11  |
| V <sub>REF</sub> Min operating point Range1 | V <sub>REF_min_R1</sub>      | 32.9%  | -     | -     | V <sub>DDQ</sub> | 1,11  |
| V <sub>REF</sub> Stepsize                   | V <sub>REF_step</sub>        | 0.50%  | 0.60% | 0.70% | V <sub>DDQ</sub> | 2     |
| V <sub>REF</sub> Set Tolerance              | V <sub>REF_set_tol</sub>     | -11    | 0     | 11    | mV               | 3,4,6 |
|   |                              | -1.1   | 0     | 1.1   | mV               | 3,5,7 |
| V <sub>REF</sub> Step Time                  | V <sub>REF_time_Short</sub>  | -      | -     | 100   | ns               | 8     |
|   | V <sub>REF_time_Middle</sub> | -      | -     | 200   | ns               | 12    |
|   | V <sub>REF_time_Long</sub>   | -      | -     | 250   | ns               | 9     |
|   | V <sub>REF_time_weak</sub>   | -      | -     | 1     | ms               | 13,14 |
| V <sub>REF</sub> Valid tolerance            | V <sub>REF_val_tol</sub>     | -0.10% | 0.00% | 0.10% | V <sub>DDQ</sub> | 10    |

NOTE 1 V<sub>REF</sub> DC voltage referenced to V<sub>DD2\_DC</sub>.

NOTE 2 V<sub>REF</sub> stepsize increment/decrement range. V<sub>REF</sub> at DC level.

NOTE 3  $V_{REF\_new} = V_{REF\_old} + n \cdot V_{REF\_step}$ ; n= number of steps; if increment use "+"; if decrement use "-".

NOTE 4 The minimum value of V<sub>REF</sub> setting tolerance = V<sub>REF\_new</sub> – 11 mV. The maximum value of V<sub>REF</sub> setting tolerance = V<sub>REF\_new</sub> + 11 mV. For n>4.

NOTE 5 The minimum value of V<sub>REF</sub> setting tolerance = V<sub>REF\_new</sub> -1.1 mV. The maximum value of V<sub>REF</sub> setting tolerance = V<sub>REF\_new</sub> + 1.1 mV. For n≤ 4.

NOTE 6 Measured by recording the min and max values of the V<sub>REF</sub> output over the range, drawing a straight line between those points and comparing all other V<sub>REF</sub> output settings to that line.

NOTE 7 Measured by recording the min and max values of the V<sub>REF</sub> output across 4 consecutive steps(n=4), drawing a straight line between those points and comparing all other V<sub>REF</sub> output settings to that line.

NOTE 8 Time from MRS command to increment or decrement one step size for V<sub>REF</sub>.

NOTE 9 Time from MRS command to increment or decrement V<sub>REFmin</sub> to V<sub>REFmax</sub> or V<sub>REFmax</sub> to V<sub>REFmin</sub> change across the V<sub>REF</sub>CA Range in V<sub>REF</sub> voltage.

NOTE 10 Only applicable for DRAM component level test/characterization purpose. Not applicable for normal mode of operation. V<sub>REF</sub> valid is to qualify the step times which will be characterized at the component level.

NOTE 11 DRAM range 0 or 1 set by MR12 OP[6].

NOTE 12 Time from MRS command to increment or decrement more than one step size up to a full range of V<sub>REF</sub> voltage within the same V<sub>REF</sub>CA range.

NOTE 13 Applies when VRCG high current mode is not enabled, specified by MR13[OP3] = 0.

NOTE 14 V<sub>REF\_time\_weak</sub> covers all V<sub>REF</sub>(CA) Range and Value change conditions are applied to V<sub>REF\_time\_Short/Middle/Long</sub>.

## 5.2 DQ Internal $V_{REF}$ Specifications

**Table 21 — DQ Internal  $V_{REF}$  Specifications**

| Parameter                            | Symbol                  | Min    | Typ   | Max   | Unit      | Notes |
|--------------------------------------|-------------------------|--------|-------|-------|-----------|-------|
| $V_{REF}$ Max operating point Range0 | $V_{REF\_max\_R0}$      | -      | -     | 44.9% | $V_{DDQ}$ | 1,11  |
| $V_{REF}$ Min operating point Range0 | $V_{REF\_min\_R0}$      | 15%    | -     | -     | $V_{DDQ}$ | 1,11  |
| $V_{REF}$ Max operating point Range1 | $V_{REF\_max\_R1}$      | -      | -     | 62.9% | $V_{DDQ}$ | 1,11  |
| $V_{REF}$ Min operating point Range1 | $V_{REF\_min\_R1}$      | 32.9%  | -     | -     | $V_{DDQ}$ | 1,11  |
| $V_{REF}$ Stepsize                   | $V_{REF\_step}$         | 0.50%  | 0.60% | 0.70% | $V_{DDQ}$ | 2     |
| $V_{REF}$ Set Tolerance              | $V_{REF\_set\_tol}$     | -11    | 0     | 11    | mV        | 3,4,6 |
|                                      |                         | -1.1   | 0     | 1.1   | mV        | 3,5,7 |
| $V_{REF}$ Step Time                  | $V_{REF\_time\_Short}$  | -      | -     | 100   | ns        | 8     |
|                                      | $V_{REF\_time\_Middle}$ | -      | -     | 200   | ns        | 12    |
|                                      | $V_{REF\_time\_Long}$   | -      | -     | 250   | ns        | 9     |
|                                      | $V_{REF\_time\_weak}$   | -      | -     | 1     | ms        | 13,14 |
| $V_{REF}$ Valid tolerance            | $V_{REF\_val\_tol}$     | -0.10% | 0.00% | 0.10% | $V_{DDQ}$ | 10    |

NOTE 1  $V_{REF}$  DC voltage referenced to  $V_{DDQ\_DC}$ .

NOTE 2  $V_{REF}$  stepsize increment/decrement range.  $V_{REF}$  at DC level.

NOTE 3  $V_{REF\_new} = V_{REF\_old} + n \cdot V_{REF\_step}$ ; n= number of steps; if increment use "+"; If decrement use "-".

NOTE 4 The minimum value of  $V_{REF}$  setting tolerance =  $V_{REF\_new} - 11$  mV. The maximum value of  $V_{REF}$  setting tolerance =  $V_{REF\_new} + 11$  mV. For  $n > 4$ .

NOTE 5 The minimum value of  $V_{REF}$  setting tolerance =  $V_{REF\_new} - 1.1$  mV. The maximum value of  $V_{REF}$  setting tolerance =  $V_{REF\_new} + 1.1$  mV. For  $n \leq 4$ .

NOTE 6 Measured by recording the min and max values of the  $V_{REF}$  output over the range, drawing a straight line between those points and comparing all other  $V_{REF}$  output settings to that line.

NOTE 7 Measured by recording the min and max values of the  $V_{REF}$  output across 4 consecutive steps ( $n=4$ ), drawing a straight line between those points and comparing all other  $V_{REF}$  output settings to that line.

NOTE 8 Time from MRS command to increment or decrement one step size for  $V_{REF}$ .

NOTE 9 Time from MRS command to increment or decrement  $V_{REFmin}$  to  $V_{REFmax}$  or  $V_{REFmax}$  to  $V_{REFmin}$  change across the  $V_{REFDQ}$  Range in  $V_{REF}$  voltage.

NOTE 10 Only applicable for DRAM component level test/characterization purpose. Not applicable for normal mode of operation.  $V_{REF}$  valid is to qualify the step times which will be characterized at the component level.

NOTE 11 DRAM range 0 or 1 set by MR14 OP[6].

NOTE 12 Time from MRS command to increment or decrement more than one step size up to a full range of  $V_{REF}$  voltage within the same  $V_{REFDQ}$  range.

NOTE 13 Applies when VRCG high current mode is not enabled, specified by MR13[OP3] = 0.

NOTE 14  $V_{REF\_time\_weak}$  covers all  $V_{REF}(DQ)$  Range and Value change conditions are applied to  $V_{REF\_time\_Short/Middle/Long}$ .



## 6 Power-up, Initialization, and Power-off Procedure

For power-up and reset initialization, default values of the following MR settings are defined in **Table 22** in order to prevent DRAM from functioning improperly.

**Table 22 — MRS Default Settings**

| Item                          | MRS          | Default Setting     | Description                            |
|-------------------------------|--------------|---------------------|--|
| FSP-OP/WR                     | MR13 OP[7:6] | 00 <sub>B</sub>     | FSP-OP/WR[0] are enabled               |
| WLS                           | MR2 OP[6]    | 0 <sub>B</sub>      | Write Latency Set 0 is selected        |
| WL                            | MR2 OP[5:3]  | 000 <sub>B</sub>    | WL = 4                                 |
| RL                            | MR2 OP[2:0]  | 000 <sub>B</sub>    | RL = 6, nRTP = 8                       |
| nWR                           | MR1 OP[6:4]  | 000 <sub>B</sub>    | nWR = 6                                |
| DBI-WR/RD                     | MR3 OP[7:6]  | 00 <sub>B</sub>     | Write and Read DBI are disabled        |
| CA ODT                        | MR11 OP[6:4] | 000 <sub>B</sub>    | CA ODT is disabled                     |
| DQ ODT                        | MR11 OP[2:0] | 000 <sub>B</sub>    | DQ ODT is disabled                     |
| V <sub>REF</sub> (CA) Setting | MR12 OP[6]   | 1 <sub>B</sub>      | V <sub>REF</sub> (CA) Range[1] enabled |
| V <sub>REF</sub> (CA) Value   | MR12 OP[5:0] | 011101 <sub>B</sub> | Range1: 50.3% of V <sub>DDQ</sub>      |
| V <sub>REF</sub> (DQ) Setting | MR14 OP[6]   | 1 <sub>B</sub>      | V <sub>REF</sub> (DQ) Range[1] enabled |
| V <sub>REF</sub> (DQ) Value   | MR14 OP[5:0] | 011101 <sub>B</sub> | Range1: 50.3% of V <sub>DDQ</sub>      |

## 7 ODT Mode Register and ODT State Table

ODT termination values are set and enabled via MR11. The CA bus (CK\_t, CK\_c, CS, CA[5:0]) ODT resistance values are set by MR11 OP[6:4]. The default state for the CA is ODT disabled.

ODT is applied on the CA bus to the CK\_t, CK\_c, CS, and CA[5:0] signals. Generally, only one termination load will be present even if multiple devices are sharing the command signals. In contrast to LPDDR4 where the ODT\_CA input is used in combination with mode registers, LPDDR4X uses mode registers exclusively to enable CA termination. Before enabling CA termination via MR11, all ranks should have appropriate MR22 termination settings programmed. In a multi rank system, the terminating rank should be trained first, followed by the non-terminating rank(s).

**Table 23 — Command Bus ODT State**

| ODTE-CA<br>MR11[6:4]  | ODTD-CA<br>MR22[5] | ODTF-CK<br>MR22[3] | ODTF-CS<br>MR22[4] | ODT State<br>for CA | ODT State<br>for CK_t/CK_c | ODT State<br>for CS |
|-----------------------|--------------------|--------------------|--------------------|---------------------|----------------------------|---------------------|
| Disabled <sup>1</sup> | Valid <sup>2</sup> | Valid <sup>2</sup> | Valid <sup>2</sup> | Off                 | Off                        | Off                 |
| Valid <sup>2</sup>    | 0                  | 0                  | 0                  | On                  | On                         | On                  |
| Valid <sup>2</sup>    | 0                  | 0                  | 1                  | On                  | On                         | Off                 |
| Valid <sup>2</sup>    | 0                  | 1                  | 0                  | On                  | Off                        | On                  |
| Valid <sup>2</sup>    | 0                  | 1                  | 1                  | On                  | Off                        | Off                 |
| Valid <sup>2</sup>    | 1                  | 0                  | 0                  | Off                 | On                         | On                  |
| Valid <sup>2</sup>    | 1                  | 0                  | 1                  | Off                 | On                         | Off                 |
| Valid <sup>2</sup>    | 1                  | 1                  | 0                  | Off                 | Off                        | On                  |
| Valid <sup>2</sup>    | 1                  | 1                  | 1                  | Off                 | Off                        | Off                 |

NOTE 1 Default Value.

NOTE2 Valid" means "0 or 1".

## 8 Core Timing

Table 24 — Core Timing

| Parameter                                      | Symbol | Min/<br>Max | Data Rate       |      |      |      |      |      |      |      | Unit                                 |    |
|--|--------|-------------|-----------------|------|------|------|------|------|------|------|--------------------------------------|----|
| Core Parameters                                |        |             | 533             | 1066 | 1600 | 2133 | 2667 | 3200 | 3733 | 4266 |                                      |    |
| Active bank-A to<br>active bank-B <sup>1</sup> | tRRD   | Min         | Max(10ns, 4nCK) |      |      |      |      |      |      |      | Max<br>(7.5ns,<br>4nCK) <sup>2</sup> | ns |
| Four bank ACT<br>window                        | tFAW   | Min         | 40              |      |      |      |      |      |      |      | 30 <sup>2</sup>                      | ns |

NOTE 1 Precharge to precharge timing restriction does not apply to Auto-Precharge commands.

NOTE 2 Devices supporting 4266 Mbps specification shall support these timings at lower data rates.

---

**Annex A — (Informative) Differences between Revisions**

---

**A.1 Differences between JESD209-4-1B and JESD209-4-1A**

This table provides a summary of the modifications in the current standard, JESD209-4-1B, compared to the previous version, JESD209-4-1A (February 2021).

| Page | Description of Change  |
|------|--|
| 14   | Correcting bit map for MR0, MR14, MR21, MR22, and MR51 in table 2.                 |
| 30   | Editorial revision of NOTE 4 in Table 11 to add reference to JESD209-4             |
| 43   | Correcting specification of tCIVW/tDIVW in table 16 as 0.35UI Max from 0.35UI min. |

**A.2 Differences between JESD209-4-1A and JESD209-4-1**

This table briefly describes the changes made to this standard, JESD209-4-1A, compared to its predecessor, JESD209-4-1 (January 2017). If the change to a concept involves any words added or deleted (excluding deletion of accidentally repeated words), it is included. Some punctuation changes are not included.

| Page  | Description of Change  |
|-------|--|
| 11    | Add 2.3.8 556 ball LPDDR4X 12.4 x 12.4 mm 4ch. PoP – Using MO-317C |
| 12    | ADD 2.3.9 — LPDDR4/4X 254 ball NAND MCP Two-Channel FBGA           |
| 15    | Updated MR0 table  |
| 21    | Add MR21 definition  |
| 24    | Add MR51 definition  |
| 32-43 | Add LPDDR4X single-ended mode for Clock and Strobe                 |



---

**Standard Improvement Form****JEDEC Standard No. 209-4-1B**

The purpose of this form is to provide the Technical Committees of JEDEC with input from the industry regarding usage of the subject standard. Individuals or companies are invited to submit comments to JEDEC. All comments will be collected and dispersed to the appropriate committee(s).

If you can provide input, please complete this form and return to:

JEDEC  
Attn: Publications Department  
3103 10<sup>th</sup> Street North  
Suite 240S  
Arlington, VA 22201

Email: [angies@jedec.org](mailto:angies@jedec.org)

---

1. I recommend changes to the following:

☐ Requirement, clause number \_\_\_\_\_

☐ Test method number \_\_\_\_\_ Clause number \_\_\_\_\_

The referenced clause number has proven to be:

☐ Unclear ☐ Too Rigid ☐ In Error

☐ Other \_\_\_\_\_

---

2. Recommendations for correction:

---

---

---

---

---

3. Other suggestions for document improvement:

---

---

---

---

---

Submitted by

Name: \_\_\_\_\_

Phone: \_\_\_\_\_

Company: \_\_\_\_\_

E-mail: \_\_\_\_\_

Address: \_\_\_\_\_

City/State/Zip: \_\_\_\_\_

Date: \_\_\_\_\_

---

