# Formality® Variables and Attributes

Version O-2018.06, June 2018



### **Copyright Notice and Proprietary Information**

© 2018 Synopsys, Inc. All rights reserved. This software and documentation contain confidential and proprietary information that is the property of Synopsys, Inc. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Synopsys, Inc., or as expressly provided by the license agreement.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

#### **Disclaimer**

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### **Trademarks**

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at http://www.synopsys.com/Company/Pages/Trademarks.aspx.

All other product or company names may be trademarks of their respective owners.

#### Free and Open-Source Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

#### **Third-Party Links**

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. 690 E. Middlefield Road Mountain View, CA 94043 www.synopsys.com

#### **Copyright Notice for the Command-Line Editing Feature**

© 1992, 1993 The Regents of the University of California. All rights reserved. This code is derived from software contributed to Berkeley by Christos Zoulas of Cornell University.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- 1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- 2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
- 3. All advertising materials mentioning features or use of this software must display the following acknowledgement: This product includes software developed by the University of California, Berkeley and its contributors.
- 4. Neither the name of the University nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

#### **Copyright Notice for the Line-Editing Library**

© 1992 Simmule Turner and Rich Salz. All rights reserved.

This software is not subject to any license of the American Telephone and Telegraph Company or of the Regents of the University of California.

Permission is granted to anyone to use this software for any purpose on any computer system, and to alter it and redistribute it freely, subject to the following restrictions:

- 1. The authors are not responsible for the consequences of use of this software, no matter how awful, even if they arise from flaws in it.
- 2. The origin of this software must not be misrepresented, either by explicit claim or by omission. Since few users ever read sources, credits must appear in the documentation.
- 3. Altered versions must be plainly marked as such, and must not be misrepresented as being the original software. Since few users ever read sources, credits must appear in the documentation.
- 4. This notice may not be removed or altered.

alternate_strategy_job_env9
$alternate\_strategy\_job\_options \dots \dots 11$
alternate_strategy_monitor_env
alternate_strategy_monitor_options
architecture_selection_precedence
bus_dimension_separator_style
bus_extraction_style
bus_multiple_separator_style
bus_naming_style
bus_range_separator_style
$collection\_result\_display\_limit \dots 28$
$\label{lem:diagnosis} diagnosis\_enable\_error\_isolation \dots 29$
$diagnosis\_pattern\_limit \dots 30$
dw_foundation_threshold
eco_impl
eco_ref
enable_multiplier_generation
equivalent_nets_timeout_limit
$fm\_work\_path \dots 39$
$formality\_log\_name \dots \qquad \qquad 40$
${\sf golden\_upf\_report\_missing\_objects} \dots \dots$
${\sf golden\_upf\_version} \dots \dots$
$gui\_report\_length\_limit \dots \qquad \qquad 43$
gui_transcript_line_length
hdl_naming_threshold
$hd lin\_allow\_partial\_pg\_net list \dots 46$
hdlin_auto_netlist
$hd lin\_auto\_top \dots \dots 48$
$hd lin\_default\_bbox\_parameter\_name \dots \dots$
$hd lin\_define\_synthesis\_macro \dots \\ 52$
$hd lin\_do\_inout\_port\_fixup \dots \dots$
hdlin_dwhomeip
hdlin_dwroot
hdlin_dyn_array_bnd_check
hdlin_enable_assertions
hdlin_enable_hier_naming61
hdlin_enable_time_decl
hdlin_enable_upf_compatible_naming65
hdlin_enable_verilog_assert

hdlin_enable_verilog_configurations	
hdlin_error_on_duplicate_design	. 69
hdlin_error_on_supply_type_port	. 70
hdlin_field_naming_style	
hdlin_filter_physical_only_cells	74
hdlin_hierarchy_separator_style	. 76
hdlin_ignore_builtin	. 78
hdlin_ignore_dc_script	. 79
hdlin_ignore_embedded_configuration	. 80
hdlin_ignore_full_case	. 81
hdlin_ignore_label	. 82
hdlin_ignore_label_applies_to	. 83
hdlin_ignore_map_to_module	84
hdlin_ignore_map_to_operator	. 85
hdlin_ignore_parallel_case	. 86
hdlin_ignore_resolution_method	87
hdlin_ignore_synthesis	
hdlin_ignore_translate	
hdlin_infer_function_local_latches	. 90
hdlin_interface_only	. 91
hdlin_keep_feedback	. 93
hdlin_library_assume_switch_pdf	95
hdlin_library_attribute_interface_only	96
hdlin_library_auto_correct	97
hdlin_library_auto_correct_pg_pin_direction	98
hdlin_library_cell_merge_port	. 99
hdlin_library_directory	. 101
hdlin_library_file	102
hdlin_library_ignore_errors	. 103
hdlin_library_preserve_bbox_attributes	104
hdlin_library_report_summary	. 105
hdlin_link_portname_allow_period_to_match_underscore	. 106
hdlin_link_portname_allow_square_bracket_to_match_underscore	107
hdlin_merge_parallel_switches	108
hdlin_multiplier_architecture	. 110
hdlin_normalize_blackbox_busses	112
hdlin_physical_only_cells	. 113
hdlin_power_config_db_library	114
hdlin_preserve_assignment_direction	116
hdlin_sv_auto_decl_inits	. 117
hdlin_sv_blackbox_modules	. 118
hdlin_sv_packages	. 120
hdlin_sv_port_name_style	122
hdlin_sv_union_member_naming	. 124
hdlin sverilga std	126

hdlin_unique_bbox_names	128
hdlin_unresolved_modules	130
hdlin_upf_library	. 131
hdlin_upf_models	133
hdlin_use_hierarchical_register_names	. 135
hdlin_use_partial_modeled_cells	. 137
hdlin_use_vhdl_gen_hierarchy_for_naming	. 138
hdlin_verilog_directive_prefixes	. 140
hdlin_verilog_ignore_var_redeclaration	. 142
hdlin_verilog_named_generate_blocks	143
hdlin_verilog_wired_net_interpretation	145
hdlin_vhdl_auto_file_order	. 146
hdlin_vhdl_directive_prefixes	. 147
hdlin_vhdl_disable_file_reread	
hdlin_vhdl_forgen_inst_naming	. 150
hdlin_vhdl_fsm_encoding	. 152
hdlin_vhdl_integer_range_constraint	153
hdlin_vhdl_mixed_language_instantiation	155
hdlin_vhdl_others_covers_extra_states	157
hdlin_vhdl_presto_naming	
hdlin_vhdl_presto_shift_div	.160
hdlin_vhdl_std	. 161
hdlin_vhdl_strict_libs	. 163
hdlin_vhdl_use_87_concat	. 164
hdlin_vrlg_std	166
hdlin_while_loop_iterations	. 168
hdlin_xlrm_resolve_overloaded_functions	. 169
impl	
library_assume_pg_pins	. 172
library_interface_only	. 173
library_pg_file_pattern	174
message_level_mode	. 176
message_x_source_reporting	. 178
mw_logic0_net	180
mw_logic1_net	. 181
name_match	182
name_match_allow_subset_match	. 184
name_match_based_on_nets	186
name_match_filter_chars	. 187
name_match_flattened_hierarchy_separator_style	
name_match_multibit_register_reverse_order	. 190
name_match_net	
name_match_pin_net	. 193
name_match_use_filter	. 195
oria impl	. 197

orig_ref	198
port_complement_naming_style	. 199
ref	201
schematic_expand_logic_cone	202
search_path	204
sh_allow_tcl_with_set_app_var	205
sh_allow_tcl_with_set_app_var_no_message_list	. 206
sh_arch	207
sh_command_abbrev_mode	208
sh_command_abbrev_options	209
sh_command_log_file	211
sh_continue_on_error	212
sh_deprecated_is_error	. 213
sh_dev_null	. 214
sh_enable_line_editing	. 215
sh_enable_page_mode	217
sh_enable_stdout_redirect	218
sh_help_shows_group_overview	219
sh_line_editing_mode	220
sh_man_browser_mode	. 221
sh_obsolete_is_error	223
sh_product_version	. 224
sh_script_stop_severity	. 225
sh_source_emits_line_numbers	227
sh_source_logging	. 229
sh_source_uses_search_path	. 230
sh_tcllib_app_dirname	231
sh_user_man_path	232
signature_analysis_allow_net_match	234
signature_analysis_allow_subset_match	235
signature_analysis_match_blackbox_input	. 236
signature_analysis_match_blackbox_output	237
signature_analysis_match_compare_points	. 238
signature_analysis_match_datapath	239
signature_analysis_match_hierarchy	. 240
signature_analysis_match_net	242
signature_analysis_match_pin_net	243
signature_analysis_match_primary_input	244
signature_analysis_match_primary_output	245
svf_checkpoint	246
svf_checkpoint_save_session	. 247
svf_checkpoint_stop_when_rejected	
svf_datapath	250
svf_ignore_unqualified_fsm_information	251
syf inv nush	252

svf_port_constant	253
svf_retiming	254
svf_scansvf_scan	255
svr_keep_supply_nets	256
symbol_library	257
synopsys_auto_setup	. 258
synopsys_auto_setup_filter	. 261
synopsys_program_name	264
synopsys_root	265
template_naming_style	266
template_parameter_style	268
template_separator_style	270
upf_allow_bias_pin_connection	. 272
upf_allow_domain_merging	274
upf_allow_rtl_pgnet_name_space_conflict	. 275
upf_allow_unverified_write_power_model	276
upf_assume_lower_domain_boundary	. 277
upf_assume_related_supply_default_primary	279
upf_auto_analyze	280
upf_auto_invert_ground_match	281
upf_bbox_use_switch_ack	. 282
upf_create_implicit_supply_sets	284
upf_derive_pst_constraints	286
upf_derive_supply_constants	287
upf_disable_spa_corruption	288
upf_enable_state_propagation_in_add_power_state	289
upf_enforce_strict_name_checks	. 291
upf_ground_logic_value	293
upf_hetero_fanout_isolation	294
upf_implementation_based_on_file_headers	. 295
upf_implemented_constructs	. 296
upf_iso_filter_elements_with_applies_to	298
upf_isols_allow_instances_in_elements	300
upf_name_map	. 301
upf_report_inferred_isolation	303
upf_suppress_message_in_etm	305
upf_suppress_mv_cells_on_primary_port_with_pad	306
upf_unconnected_bias_pins_on	307
upf_use_additional_db_attributes	309
upf_warn_on_failed_parallel_resolved_check	311
upf_warn_on_failed_port_attribute_check	313
upf_warn_on_missing_csn_object	315
upf_warn_on_missing_name_map	317
upf_warn_on_undriven_backup_pgpin	. 319
verification allow hardware x semantics	321

verification_alternate_strategy
verification_alternate_strategy_names
verification_assume_reg_init
verification_asynch_bypass 328
verification_auto_loop_break
verification_auto_session
verification_auto_session_threshold
verification_blackbox_match_mode
verification_clock_gate_edge_analysis
verification_clock_gate_hold_mode
verification_constant_prop_mode
verification_datapath_effort_level
verification_effort_level
verification_failing_point_limit
verification_force_upf_supplies_on
verification_ignore_unmatched_always_on_pg_pins
verification_ignore_unmatched_implementation_blackbox_input
verification_ignore_unmatched_implementation_output_port
verification_incremental_mode
verification_insert_upf_isolation_cutpoints
verification_insert_upf_macro_cutpoints
verification_inversion_push
verification_merge_duplicated_registers
verification_netlist_verify_mode
verification_parameter_checking
verification_partition_timeout_limit
verification_passing_mode
verification_progress_report_interval370
verification_propagate_const_reg_x
verification_run_analyze_points
verification_set_undriven_signals
verification_status
verification_timeout_limit
verification_verify_directly_undriven_output
verification_verify_power_off_states
verification_verify_unread_bbox_inputs
verification_verify_unread_compare_points
verification_verify_unread_tech_cell_pins
verification_verify_upf_supplies

# alternate\_strategy\_job\_env

Specifies the compute farm to be used for running alternate strategies.

#### **TYPE**

string

#### **DEFAULT**

"GRD"

### **ENABLED SHELL MODES**

all

#### **DESCRIPTION**

Use this variable to select the compute farm for running alternate strategies.

The default value of this variable is "GRD".

To change the value of this variable, enter **set alternate\_strategy\_job\_env** value, where value is "GRD", "LSF" or "LOCAL".

#### **EXAMPLES**

The following example changes the value of alternate\_strategy\_job\_env to "LOCAL".

```
fm_shell> set alternate_strategy_job_env "LOCAL"
```

### **SEE ALSO**

```
alternate_strategy_monitor_env(3)
alternate_strategy_job_options(3)
alternate_strategy_monitor_options(3)
```

# alternate\_strategy\_job\_options

Specifies the options to be passed to the compute farm while running alternate strategies.

#### **TYPE**

string

#### **DEFAULT**

1111

#### **ENABLED SHELL MODES**

all

#### **DESCRIPTION**

Use this variable to specify the options to be passed to the compute farm while running alternate strategies.

The default value of this variable is "".

To change the value of this variable, enter **set alternate\_strategy\_job\_env** value, where value is a function of the compute farm being used.

This variable has no impact if the alternate strategies are being run on the local machine.

#### **EXAMPLES**

The following example changes the value of **alternate\_strategy\_job\_options** to reserve a GRD machine with 8GB of memory.

```
fm_shell> set alternate_strategy_job_options {-1 mem_free=8G}
alternate_strategy_job_env(3)
alternate_strategy_monitor_env(3)
alternate_strategy_monitor_options(3)
```

# alternate\_strategy\_monitor\_env

Specifies the compute farm to be used for running monitor process for alternate strategies.

#### **TYPE**

string

#### **DEFAULT**

1111

#### **ENABLED SHELL MODES**

all

#### **DESCRIPTION**

Use this variable to select the compute farm for running monitor process for alternate strategies.

The default value of this variable is "".

To change the value of this variable, enter **set alternate\_strategy\_monitor\_env** value, where value is "" or "LOCAL".

If this variable is set to "", the monitor process is run on the same farm as the alternate strategies. If it is set to "LOCAL", the monitor process is run on the local machine independent of the compute resources specified for the alternate strategies.

#### **EXAMPLES**

The following example changes the value of alternate\_strategy\_monitor\_env to "LOCAL".

```
fm_shell> set alternate_strategy_monitor_env "LOCAL"
```

### **SEE ALSO**

```
alternate_strategy_job_env(3)
alternate_strategy_job_options(3)
alternate_strategy_monitor_options(3)
```

# alternate\_strategy\_monitor\_options

Specifies the options to be passed to the compute farm while running the monitor process for alternate strategies.

#### **TYPE**

string

#### **DEFAULT**

1111

#### **ENABLED SHELL MODES**

all

#### **DESCRIPTION**

Use this variable to specify the options to be passed to the compute farm while running the monitor process for alternate strategies.

The default value of this variable is "".

To change the value of this variable, enter **set alternate\_strategy\_monitor\_options** value, where value is a function of the compute farm being used.

This variable has no impact if the monitor process for alternate strategies is run on the local machine.

#### **EXAMPLES**

The following example changes the value of **alternate\_strategy\_monitor\_options** to reserve a GRD machine with 1GB of memory.

```
fm_shell> set alternate_strategy_monitor_options {-1 mem_free=1G}
```

### **SEE ALSO**

```
alternate_strategy_job_env(3)
alternate_strategy_monitor_env(3)
alternate strategy job options(3)
```

# architecture\_selection\_precedence

Determines the precedence of TCL variables and commands used to define architectures for multiplier instances. This variable can only be changed during setup mode.

#### **TYPE**

string

#### **DEFAULT**

"set\_architecture svf fm\_pragma hdlin\_multiplier\_architecture"

#### **DESCRIPTION**

When multiplier generation is enabled (see **enable\_multiplier\_generation**), use this variable to define the precedence of the various architecture selection methods available. With the variable set to its default value, for a given multiplier instance, Formality will first look for a **set\_architecture** command that defines an architecture for that instance. If none is found, Formality will look for an architecture specified with the source pragma and finally for the architecture specified with **hdlin\_multiplier\_architecture**. If no architecture is found using any of these methods, Formality will attempt to choose the architecture Design Compiler was likely to have picked for each multiplier instance.

Before issuing a read command, change the value of this variable as follows:

set architecture\_selection\_precedence *value* 

where *value* is a space seperated list of the following identifiers: set\_architecture, fm\_pragma and hdlin\_multiplier\_architecture. The meaning of these identifiers is:

- \* set\_architecture Use the set\_architecture command to select a multiplier architecture.
- \* fm\_pragma Use the value of the Formality pragma in the HDL code to select a multiplier architecture.

\* hdlin\_multiplier\_architecture - Use the value of the TCL variable hdlin\_multiplier\_architecture at the time a design file was read to select a multiplier architecture.

This variable will not have any affect unless **enable\_multiplier\_generation** is set to true.

### **SEE ALSO**

report\_architecture(2) set\_architecture(2) enable\_multiplier\_generation(3) hdlin\_multiplier\_architecture(3) dw\_foundation\_threshold(3)

# bus\_dimension\_separator\_style

Sets the VHDL/Verilog read option that controls the bus dimension separator style used with multidimensional buses.

#### **TYPE**

string

#### **DEFAULT**

"]["

#### **DESCRIPTION**

Use this variable to set bus dimension separators. You can supply any characters as the bus dimension separators. You must enclose them in braces  $\{\ \}$  or quotes " ".

To change the value of this variable, enter **set bus\_dimension\_separator\_style** "value".

Once set, this option remains in effect for the entire verification session.

In this example, the designs use the following naming scheme for multi-dimensional buses:

```
BUSB_1_1
BUSA_1_2
BUSA 1 3
```

In this case, you can define the bus separator style as the underscore character "\_" by using the following command.

```
fm_shell> set bus_dimension_separator_style "_"
```

## **SEE ALSO**

bus\_naming\_style(3)

bus\_extraction\_style 21

# bus\_extraction\_style

Sets the VHDL/Verilog read option that controls the bus extraction style.

#### **TYPE**

string

#### **DEFAULT**

"%s[%d:%d]"

#### **DESCRIPTION**

Use this variable to set the VHDL/Verilog read option that controls the bus extraction style. Once set, this option remains in effect for all future read operations during this session. You must enclose the value in braces {} or quotes "".

To change the value of this variable, enter **set bus\_extraction\_style** "value".

### **SEE ALSO**

# bus\_multiple\_separator\_style

Separator style used to decode the name of a multibit cell that implements bits that do not form a range.

#### **TYPE**

string

#### **DEFAULT**

","

#### **DESCRIPTION**

The variable is used during the processing of multibit guidance to decode the name of a multibit cell that implements bits that do not form a range.

The bus\_range\_separator\_style variable is used to separate the start and end bit positions of a range, while bus\_multiple\_separator\_style is used to separate two ranges. The two variables are used in conjunction with the bus\_naming\_style variable to decode the names of multibit cells.

Assume that bus\_range\_separator\_style is set to ":", bus\_multiple\_separator\_style is set to ",", and bus naming style is set to "%s[%d] in the following examples:

Decoding of 6-bit wide multibit cell name q[0:2,5:7] indicates that the cells q[0], q[1], q[2], q[5], q[6] and q[7] are packed together. Also, decoding of 4-bit wide multibit cell name q[0,2,4,6] indicates that the cells q[0], q[2], q[4] and q[6] are packed together.

To determine the current value of this variable, use the printvar bus multiple separator style command.

To change the value of this variable, enter **set bus\_multiple\_separator\_style** "value".

# **SEE ALSO**

bus\_naming\_style
bus\_range\_separator\_style

bus\_naming\_style 24

# bus\_naming\_style

Sets the VHDL/Verilog read option that controls the bus naming style.

#### **TYPE**

string

#### **DEFAULT**

"%s[%d]"

#### **DESCRIPTION**

Use this variable to set the bus naming style. When supplying a bus name style, enclose it in braces {} or quotes "" so the string includes the ordered character pairs %s and %d exactly as they appear. Within the quoted string, you can use any character or string of characters to replace the opening and closing brackets used in the default naming scheme. For example, suppose your designs use the following naming scheme for buses:

```
BUSA_1
BUSA_2
BUSA_3
```

In such a case, the following command ensures Formality interprets bus names correctly.

```
fm_shell> set bus_naming_style {%s_%d}
```

To change the value of this variable, enter **set bus\_naming\_style** "value".

Once set, this option remains in effect for the entire verification session.

bus\_naming\_style 25

### **SEE ALSO**

bus\_dimension\_separator\_style(3)

# bus\_range\_separator\_style

Sets the EDIF/VHDL/Verilog read option that controls the bus range separator style.

#### **TYPE**

string

### **DEFAULT**

":"

#### **DESCRIPTION**

Use this variable when supplying a bus range separator style. You can supply any characters as the bus range separator. You must enclose them in braces {} or quotes "". The bus range separator is used only to identify banked register cells in a gate level netlist.

To change the value of this variable, enter **set bus\_range\_separator\_style** "value".

Once set, this option remains in effect for the entire verification session.

For example, suppose your gate level netlist instantiates banked cells that use the following naming scheme :

```
MEM[3to0]
MEM[7to4]
```

In this case, you can define the bus range style as the character string "to" by using the following command.

```
fm_shell> set bus_range_separator_style "to"
```

# **SEE ALSO**

# collection\_result\_display\_limit

Sets the maximum number of objects that will be displayed for commands producing collection results.

#### **TYPE**

integer

#### **DEFAULT**

100

#### **DESCRIPTION**

Sets the maximum number of objects that will be displayed for any command that results in a collection. The default is 100.

When a command, such as the **add\_to\_collection** command, is issued at the command prompt, the result is implicitly queried, as though the **query\_objects** command was called. You can limit the number of objects displayed by setting the **collection\_result\_display\_limit** variable to an appropriate integer. A value of -1 displays all objects.

To determine the current value of this variable, type the following:

printvar collection\_result\_display\_limit

#### **SEE ALSO**

collections(2)
query\_objects(2)

# diagnosis\_enable\_error\_isolation

Enables the precise diagnosis engine of Formality.

#### **TYPE**

boolean

#### **DEFAULT**

"true"

#### **DESCRIPTION**

Enables the precise diagnosis engine of Formality.

Use this boolean variable to enable/disable the precise diagnosis engine. The **diagnose**, **report\_error\_candidates** commands and the "Error Candidates" tab in the main GUI will be affected by this variable. With this engine, no automatic diagnosis is performed when you invoke a cone view. The recommended flow is to manually perform "diagnose" first. If this did not return any error candidates, try diagnosing a related group of failing points.

#### **SEE ALSO**

diagnose(2)
report\_error\_candidates(2)

diagnosis\_pattern\_limit 30

# diagnosis\_pattern\_limit

Specifies the maximum number of failing patterns that Formality uses during diagnosis.

#### **TYPE**

integer

#### **DEFAULT**

256

### **DESCRIPTION**

Use this variable to set a limit to failing patterns used during diagnosis.

Formality generates many failing patterns during a failed verification. By default, Formality uses a maximum of 256 failing patterns during diagnosis.

To change the value of this variable, enter **set diagnosis\_pattern\_limit** value, where value is an integer.

### **SEE ALSO**

# dw\_foundation\_threshold

Defines the input width where Formality will switch from generating nbw to wall architectures for multiplier instances. Only available during setup mode.

#### **TYPE**

integer

#### **DEFAULT**

52

#### DESCRIPTION

When multiplier generation is enabled (see **enable\_multiplier\_generation**), this variable controls the threshold at which Formality switches from generating nbw to wall architectures for multiplier instances. When **hdlin\_multiplier\_architecture** is set to **dw\_foundation**, Formality uses **dw\_foundation\_threshold** to try and select the same architecture Design Compiler was likely to have selected for that architecture. In general, DC chooses the nbw architecture when the combined width of the multiplier inputs is "small" and it chooses wall architectures for multipliers with larger input widths. Thus, when the combined input widths of a given multiplier instance are less than or equal to **dw\_foundation\_threshold**, Formality will generate an nbw architecture for that instance. When the combined widths are greater than **dw\_foundation\_threshold**, Formality will generate a wall architecture.

During setup mode, change the value of this variable as follows:

set dw\_foundation\_threshold value

where value must be an integer greater than or equal to zero.

This variable will not have any affect unless enable\_multiplier\_generation is set to true.

## **SEE ALSO**

enable\_multiplier\_generation(3)
hdlin\_multiplier\_architecture(3)
architecture\_selection\_precedence(3)

eco\_impl 33

# eco\_impl

Indicates the current ECO implementation design.

#### **TYPE**

string

### **DEFAULT**

### **DESCRIPTION**

This variable is a read-only variable set by the application to indicate the current ECO implementation design specified with the set\_eco\_implementation command.

### **SEE ALSO**

eco\_ref(3)
orig\_ref(3)

orig\_impl(3)

eco\_ref 34

# eco\_ref

Indicates the current ECO reference design.

#### **TYPE**

string

#### **DEFAULT**

### **DESCRIPTION**

This variable is a read-only variable set by the application to indicate the current ECO reference design specified with the set\_eco\_reference command.

## **SEE ALSO**

eco\_impl(3)
orig\_ref(3)

orig\_impl(3)

# enable\_multiplier\_generation

Enables Formality to generate multiplier architectures based on user directives. This variable can only be changed during setup mode.

#### **TYPE**

boolean

#### **DEFAULT**

true

#### **DESCRIPTION**

Use this variable to enable Formality to generate multiplier architectures for all multiplier instances in the reference design. Unless this variable is turned on, the following commands and TCL variables will have no affect: **set\_architecture**, **report\_architecture**, **hdlin\_multiplier\_architecture**, **architecture**, **architecture**, and **dw\_foundation\_threshold**.

To change the value of this variable, enter:

set enable\_multiplier\_generation value

where value is true or false.

#### **SEE ALSO**

report\_architecture(2)
set\_architecture(2)

hdlin\_multiplier\_architecture(3) architecture\_selection\_precedence(3) dw\_foundation\_threshold(3)

## equivalent\_nets\_timeout\_limit

Specifies a wall time limit for the **find\_equivalent\_nets** command.

### **TYPE**

string or integer

### **DEFAULT**

"00:15:00"

### **DESCRIPTION**

This variable specifies the maximum time used to search for equivalent nets using the **find\_equivalent\_nets** command.

To limit the time used to search for equivalent nets, set this variable to a maximum wall-clock time, which is applied to subsequent **find\_equivalent\_nets** calls. Formality stops the search for equivalent nets when it reaches the time limit.

You must enter positive integers for hours, minutes, and seconds. Use "None" or "0:0:0" to place no time limit on **find\_equivalent\_nets**, in which case, the command will run until all equivalences for the input nets have been found.

To change the timeout limit, set this variable using the following format: hours:minutes:seconds.

### **EXAMPLES**

To indicate a 60 second time limit, specify 0:0:60.

fm\_shell (setup) > set equivalent\_nets\_timeout\_limit 0:0:60

## **SEE ALSO**

find\_equivalent\_nets(2)

fm\_work\_path 39

# fm\_work\_path

Specifies the name of the Formality work directory.

### **TYPE**

string

### **DEFAULT**

The directory from where Formality is invoked.

## **DESCRIPTION**

This read-only variable contains the location of the Formality work directory.

To specify a non-default location, use the "-work\_path" command-line option when starting Formality.

## **SEE ALSO**

formality\_log\_name 40

# formality\_log\_name

Specifies the name of the formality log file. Read-only.

### **TYPE**

string

### **DEFAULT**

"formality.log"

## **DESCRIPTION**

This read-only variable indicates the file name of the Formality log file.

To specify a custom log file name, use the "-name\_suffix" command line switch when starting Formality. Formality will append the string given with the "-name\_suffix" switch to the log file name.

# golden\_upf\_report\_missing\_objects

### **TYPE**

Boolean

### **DEFAULT**

"false"

### **DESCRIPTION**

When this variable is set to *true*, and **load\_upf-strict\_check false** is processed, Formality reports informational messages about unresolved name references in the UPF. By default, with **load\_upf-strict\_check false**, unresolved name references are silently ignored.

### **SEE ALSO**

load\_upf(2)

golden\_upf\_version 42

# golden\_upf\_version

### **TYPE**

string

### **DEFAULT**

<latest supported version of Golden UPF>

## **DESCRIPTION**

This read-only variable reports the latest version of the Golden UPF flow supported by the Formality tool.

### **EXAMPLE**

```
fm_shell (setup)> get_app_var golden_upf_version
v1.0
fm_shell (setup)>
```

### **SEE ALSO**

load\_upf(2)

gui\_report\_length\_limit 43

## gui\_report\_length\_limit

Specifies a GUI report size limit.

### **TYPE**

integer

### **DEFAULT**

2000000

## **DESCRIPTION**

Use this variable to control the maximum number of compare points to be displayed in each of the GUI's compare point reports (e.g. Failing Points, Passing Points, etc.). This can be useful to control the amount of data that must be uploaded by the GUI during initialization. A value of 0 will set no limit, allowing all compare point data to be uploaded.

To change the value of this variable, enter **set gui\_report\_length\_limit** value, where value is a non-negative integer.

# gui\_transcript\_line\_length

Specifies a length limit for lines in the GUI transcript.

### **TYPE**

integer

### **DEFAULT**

256

## **DESCRIPTION**

Use this variable to control truncation of lines displayed in the GUI transcript window.

To change the value of this variable, enter **set fBgui\_transcript\_line\_length** value, where value is a non-negative integer.

## **SEE ALSO**

hdl\_naming\_threshold 45

## hdl\_naming\_threshold

Determines the maximum character length that a parameter can have to be included in the design name.

### **TYPE**

Integer

## **DEFAULT**

-1

### **DESCRIPTION**

Determines the maximum character length that a parameter can have in order to be included in the design name. Normally, design names include the values of the design's parameters or generics. Parameters with character length greater than the current value of this variable are omitted from the design name. A negative value for this variable disables the name threshold check.

```
template_naming_style(3)
template_parameter_style(3)
template_separator_style(3)
```

# hdlin\_allow\_partial\_pg\_netlist

Allows Formality to use a partial power ground aware netlist when UPF is not applied.

### **TYPE**

Boolean

### **DEFAULT**

"false"

### DESCRIPTION

When UPF is applied, Formality assumes all technology library cells in the design to be power and ground aware. If UPF is applied then setting this variable will have no effect. When UPF is not applied, setting this variable to "true" will cause Formality to allow use of a partial power ground aware netlist. Some of the technology library cells can use the power aware version of the cell and other cells in the netlist can use the non-power aware version of the cell.

To change the value of this variable, use the following command: **set hdlin\_allow\_partial\_pg\_netlist** "value" where value is "true" or "false".

### **SEE ALSO**

hdlin\_auto\_netlist 47

# hdlin\_auto\_netlist

Enables automatic use of the Verilog netlist reader by the read\_verilog command.

### **TYPE**

boolean

### **DEFAULT**

"true"

### **DESCRIPTION**

Use this variable to enable Formality to automatically try the Verilog netlist reader when no other reader is specified in the **read\_verilog** command. If the Verilog netlist reader is not successful then the default reader is used.

To change the value of this variable, enter **set hdlin\_auto\_netlist** "value", where value is "true" or "false".

## **SEE ALSO**

hdlin\_auto\_top 48

## hdlin\_auto\_top

Enables automatic detection and linking of the top-level design by read commands.

### **TYPE**

boolean

### **DEFAULT**

"false"

### **DESCRIPTION**

Use this variable to enable automatic detection and linking of the top-level design by the read\_verilog, read\_vhdl, read\_edif and read\_db commands. When not enabled, you must determine which design to link using the existing set top command.

If there are multiple top design candidates, then the read command finishes reading the designs but does not select a top design. Instead, an error message is issued. You can continue by issuing an explicit set\_top command to specify the top design.

If there are multiple VHDL architectures/configurations for the top-level design, then the read command finishes reading the designs and links using the default architecture. A warning is issued that the default architecture/configuration is being used.

Note: If you do not want Formality to use the default architecture you must either include a configuration file or disabled auto-top mode and use an explicit set\_top command that specifies the architecture.

To change the value of this variable, enter **set hdlin\_auto\_top** "value", where value is "true" or "false".

hdlin auto top 49

# hdlin\_default\_bbox\_parameter\_name

Controls the naming of parameters of black box for positional overrides.

#### **TYPE**

string

### **DEFAULT**

P%d

### **DESCRIPTION**

Formality issues an error if it cannot find a design to link with a specific cell. If User sets the variable 'hdlin\_unresolved\_modules' to 'black\_box', then it generates black box designs in a library called 'FM\_BBOX' and then links the design to the cell.

By default, Formality generates blackbox design names using the reference design base-name. If variable "hdlin\_unique\_bbox\_names" is set to "true", Formality generates blackbox design names with the cell parameter information.

BBOX Parameter names for positional overrides will be generated based on the value set on the the variable "hdlin\_default\_bbox\_parameter\_name".

Default value of this variable is "P%d". %d in the value indicates position number starting from '1'.

Hence by default the parameters will be named as P1, P2, P3...

Replace "P" in "P%d" with a valid identifier to change the parameter names.

### **EXAMPLE**

Variables set:

set hdlin\_unresolved\_modules "black\_box" set hdlin\_default\_bbox\_parameter\_name "PRM%d"

```
module top (output logic [1:0] out, input logic [1:0] in);
   mid #(1, 0) ml(out[1], in[1]);
endmodule
```

The blackbox design name generated for the cell m1 is: mid\_PRM11\_PRM20

## **SEE ALSO**

hdlin\_unresolved\_modules(2)
hdlin\_unique\_bbox\_names(3)

# hdlin\_define\_synthesis\_macro

This variable controls auto SYNTHESIS macro definition in verilog files

### **TYPE**

boolean

### **DEFAULT**

"true"

## **DESCRIPTION**

When *hdlin\_define\_synthesis\_macro* is true, subsequent verilog code will be read as if the verilog statement `define SYNTHESIS exists before the code is read.

When the variable is false, the macro will not be automatically defined as above.

## **SEE ALSO**

hdlin\_ignore\_translate(3) hdlin\_ignore\_synthesis(3)

## hdlin\_do\_inout\_port\_fixup

Specifies whether DDX-7 error messages will be generated at link time.

#### **TYPE**

string

### **DEFAULT**

"true

### **DESCRIPTION**

Use this variable to control whether DDX-7 error messages will be generated at link time. DDX-7 error messages occur when a net is driving an inout port that is also driving some other receiver. This variable exists to deal with cases where synthesis erroneously identifies DDX-7 error messages. It should always be set to its default "true" setting unless an erroneous DDX-7 error message has been found in a design. These error messages can be suppressed by setting this variable to "false".

Note: If you change the value of this variable, only subsequent link operations will be affected by the change.

To change the value of this variable, enter **set hdlin\_do\_inout\_port\_fixup** "value", where value may be "true" or "false".

### SEE ALSO

hdlin dwhomeip 54

## hdlin\_dwhomeip

Specifies one or more DesignWare Home IP Library install path.

#### **TYPE**

String

### **DEFAULT**

1111

### **DESCRIPTION**

Use this variable to let Formality know the location of one or more DesignWare Home IP Library install path that contains the DesignWare components instantiated in any of the hierarchies read into the tool.

The **hdlin\_dwhomeip** variable is a global variable set to the empty string "" by default, meaning that DesignWare instances will be left elaborated as black boxes. To enable resolving a DesignWare instance, set this variable to the one or more DesignWare Home IP Library install path containing the desired DesignWare components.

To change the value of this variable, enter **set hdlin\_dwhomeip** "value", where value is something like "/u/designware-home/dwfc"

As DesignWare Home IP Library products have depedency over DesignWare Foundation library, **hdlin\_dwroot** must be set to valid Synopsys Install root to update this TCL variable

### SEE ALSO

hdlin dwhomeip 55

### hdlin\_dwroot

hdlin\_dwroot 56

## hdlin\_dwroot

Specifies the DesignWare root.

#### **TYPE**

String

### **DEFAULT**

1111

### **DESCRIPTION**

Use this variable to let Formality know the location of the Synopsys tree that contains the DesignWare components instantiated in any of the hierarchies read into the tool.

The **hdlin\_dwroot** variable is a global variable set to the empty string "" by default, meaning that DesignWare instances will be left elaborated as black boxes. To enable resolving a DesignWare instance, set this variable to the top of the Synopsys tree containing the desired DesignWare components. The top of the Synopsys tree is the full path to the directory containing the DesignWare tree, as well as the packages and auxx directories.

To change the value of this variable, enter **set hdlin\_dwroot** "value", where value is something like "/d/snps-1999.10"

## hdlin\_dyn\_array\_bnd\_check

Controls whether logic is added to check the validity of array indices.

#### **TYPE**

String

### **DEFAULT**

"Verilog"

### **DESCRIPTION**

Controls whether logic is added to check the validity of array indices. The default is "Verilog". Enabling this variable for a language causes logic to be introduced to check the validity of array indices. This logic is designed to behave consistently with simulators in the case an array index is outside the array's bounds during an array write.

To change the value of this variable, enter set hdlin\_dyn\_array\_bnd\_check "value" where value is one of "Verilog", "VHDL", "None", or "Both"

```
"Verilog" only Verilog files will have logic for out of range indices

"VHDL" only VHDL files will have logic for out of range indices

"None" Neither language will check for out of range indices

"Both" Both Verilog and VHDL will have logic for out of range indices
```

Note: If you change the value of this variable, only designs read thereafter are affected by the change.

If set to "None" or the wrong language, the logic generated by Formality may not match simulation behavior in the out of range index cases.

For a list of **hdl** variables and their current values, type **printvar hdlin\***.

## **SEE ALSO**

hdlin\_enable\_assertions

## hdlin\_enable\_assertions

Controls the interpretation of SystemVerilog assertions.

### **TYPE**

Boolean

### **DEFAULT**

"false"

### **DESCRIPTION**

When the **hdlin\_enable\_assertions** variable is set to "false", Formality ignores SystemVerilog assertions. When this variable is set to "true", Formality converts certain assertions into design constraints during the **set\_top** command.

To be converted to a constraint the assertion must belong to the supported subset for the current release. See the Design Compiler SystemVerilog User Guide for specifics about supported assertions. The assertion must also have a statement label and must be confirmed using the TCL **confirmed\_SVA()** array variable:

```
set hdlin_enable_assertions true
read_sverilog -r my_file.sv
set confirmed_SVA(module1.scope1.assertion_label1) true
set confirmed_SVA(module1.global_assertion1) true
set top module1
```

Note that assertion based constraints are only applied to reference designs. Any assertions in implementation designs will be ignored during verification.

To change the value of this variable, enter **set hdlin\_enable\_assertions** "value", where value is "true" or "false".

hdlin enable assertions 60

# hdlin\_enable\_hier\_naming

Generates hierachical instances and hierachical registers names for specific VHDL constructs.

### **TYPE**

Boolean

### **DEFAULT**

false

### **DESCRIPTION**

This variable generates hierarchical instances and hierarchical registers names for the instances and registers under the following VHDL statements:

- VHDL GENERATE statement
- BLOCK statement
- PROCESS statement
- IF GENERATE statement

### **EXAMPLES**

For the following VHDL generate block:

gen: for i in 0 to 1 generate

```
proc1: process(clk)
  variable var : std_logic;
begin
  if (clk'event and clk='1') then
    var := data(i);
end if;
end process;
inst : subblock port map(CLK => clk, ENABLE=> en, DATA => data(i));
end generate;
```

#### The generated register names are:

```
gen(0)/proc1/var_reg
gen(1)/proc1/var_reg
```

#### The generated instance names are:

```
gen(0)/inst
gen(1)/inst
```

Setting the **hdlin\_enable\_hier\_naming** variable to **true** has the same effect as the following variables:

```
fm_shell > set hdlin_use_hierarchical_register_names true
fm_shell > set hdlin_use_vhdl_gen_hierarchy_for_naming true
```

## **SEE ALSO**

```
hdlin_use_hierarchical_register_names(3)
hdlin_use_vhdl_gen_hierarchy_for_naming(3)
```

hdlin\_enable\_time\_decl 63

# hdlin\_enable\_time\_decl

It enables the support for time declaration.

### **TYPE**

Boolean

### **DEFAULT**

false

### **DESCRIPTION**

This variable is used to enable the support for time declaration in verilog. However this the time units are not supported(THey are parsed and ignored).

### **EXAMPLE**

This is an example test case, which is supported under the switch.

module top(); time netArray[3:0][4:0][5:0]; time data; always data=netArray[2][3]; endmodule

module top(); time data = 10ns; // here the unit ns is Ignored. endmodule

hdlin\_enable\_time\_decl 64

## hdlin\_enable\_upf\_compatible\_naming

Controls the RTL object naming style settings to make it easier to apply the same UPF file across multiple tools at the RTL level.

### **TYPE**

Boolean

### **DEFAULT**

false

### DESCRIPTION

This variable controls the RTL object naming style settings to make it easier to apply the same UPF file across multiple tools at the RTL level. This makes it conform more closely to language standard naming conventions for RTL generate statements, VHDL records and System Verilog structures.

Set the **hdlin\_enable\_upf\_compatible\_naming** to **true** to ignore the current values of the following variables and has effects that match the following variable settings:

```
fm_shell > set hdlin_enable_hier_naming true
fm_shell > set hdlin_field_naming_style "%s.%s"
```

Set the **hdlin\_enable\_upf\_compatible\_naming** is set to the default **false** to use the current settings of these variables.

```
hdlin_enable_hier_naming(3)
```

hdlin\_field\_naming\_style(3)

## hdlin\_enable\_verilog\_assert

Controls whether SystemVerilog ASSERT (and related) statements in Verilog 95 and 2001 source files are treated as errors (default) or ignored.

### **TYPE**

boolean

### **DEFAULT**

"false"

### DESCRIPTION

Formality's Verilog RTL synthesizer can be configured to accept SystemVerilog assert and assert-related statements, ignoring them without generating syntax errors. When **hdlin\_enable\_verilog\_assert** is set "false" (default) Formality considers SystemVerilog "assert" statements in Verilog 95 and 2001 source files as errors. The assert-related keywords (e.g. assert, sequence, property, ...) may appear in 95 and 2001 source files as user variables and function names. When set to "true" Formality will parse assert related statements according to the SystemVerilog standard. These statements must be syntactically correct and are simply ignored.

Note: If you change the value of this variable, only future read operations will be affected by the change.

To change the value of this variable, enter **set hdlin\_enable\_verilog\_assert** "value", where value is "true" or "false".

# hdlin\_enable\_verilog\_configurations

Enables verilog configuration support.

### **TYPE**

Boolean

### **DEFAULT**

false

## **DESCRIPTION**

This variable enables elaborating a design based on verilog configuration rules.

## **SEE ALSO**

set\_top(2)

## hdlin\_error\_on\_duplicate\_design

Controls the severity of messages that alert the user to possible overwrite of a design when it analyzes a duplicate design

### **TYPE**

string

### **DEFAULT**

"false"

### DESCRIPTION

Use this variable to control the severity of messages that alert the user to possible overwrite of a design when it analyzes a duplicate design. To treat these messages as errors, the value of this variable should be "true". To treat these messages as warnings the value of this variable should be "false".

This variable is a global variable set to "false" by default, meaning that whenever user reads in a duplicate design, Formality will replace existing design with latest version of the design by flagging a message.

Note: If you change the value of this variable, only future read and link operations will be affected by the change.

To change the value of this variable, enter **set hdlin\_error\_on\_duplicate\_design**"value", where value is "true" or "false".

# hdlin\_error\_on\_supply\_type\_port

Enables a check that performed on each design to identify a supply0/supply1 type port.

#### **TYPE**

string

### **DEFAULT**

"true"

### **DESCRIPTION**

Use this variable to control the check that made on each design to identify a supply0/supply1 type port. A Supply type port is not illegal in Verilog/SystemVerilog, but it results in a netlist that will not verify correctly becuase all of the ports cannot toggle as expected. It also makes the verification results confusing and difficult to debug after verification.

For example, below Netlist leads to an error in Formality.

module test (out, a,b); output out; input a, b; supply0 a; // ERROR: net\_type for port 'a' is supply0 ... endmodule

This variable is a global variable set to "true" by default, meaning that Formality flashes an error message when a port declared as supply0/supply1. To reverse this effect, you can set this variable to "false" so that Formality skips this check. We recommend not altering this variable from its "true" default state for UPF designs. Verification results are very difficult to debug and performance may be significantly impacted if you disable this check.

### **EXAMPLE**

The following example shows how to use the variable during set\_top.

```
fm_shell (setup)> set hdlin_error_on_supply_type_port true
fm_shell (setup)> read_verilog -r test.v
No target library specified, default is WORK
Loading verilog file 'test.v'
Current container set to 'r'
fm_shell (setup) > set_top test
Setting top design to 'r:/WORK/test'
Status: Implementing inferred operators...
Error: Invalid type 'supply0' specified for port 'a' in design 'test' (FM-563)
Error: Failed to set top design to 'r:/WORK/test' (FM-156)
fm_shell (setup)> set hdlin_error_on_supply_type_port false
false
fm shell (setup)> set_top -a
Setting top design to 'r:/WORK/test'
Status: Implementing inferred operators...
Top design successfully set to 'r:/WORK/test'
Implementation design set to 'r:/WORK/test'
```

## hdlin\_field\_naming\_style

Defines the parts of the net names that the tool generates corresponding to the fields in VHDL records or in the SystemVerilog structs.

### **TYPE**

string

### **DEFAULT**

1111

#### DESCRIPTION

This variable defines the parts of the net names that the tool generates corresponding to the fields in VHDL records and SystemVerilog structs.

By default the hdlin\_field\_naming\_style variable is not set and it is derived from the bus\_naming\_style and bus\_dimension\_separator\_style variables. If the bus\_naming\_style and bus\_dimension\_separator\_style variables are set to %s[%d] and ][, or %s<%d> and ><, it is possible to specify the hdlin\_field\_naming\_style variable as "%s<%s>", "%s[%s]", or "%s.%s",

in which the first %s stands for the name up to the field and the second %s stands for the field.

The **hdlin\_field\_naming\_style** variable must be of the form "%sX%s" or "%sX%sY", where X and Y are (possibly identical) non-whitespace characters. Only the record fields are named using the **hdlin\_field\_naming\_style** variable. The array elements are named using the **bus\_naming\_style** variable.

If the **bus\_naming\_style** variable is set to "%s<%d>" and the **bus\_dimension\_separator\_style** variable is set to anything other than "><", the **hdlin\_field\_naming\_style** variable is ignored and a warning message is displayed.

## **EXAMPLES**

RTL:

#### Formality variables:

```
set bus_naming_style "%s<%d>"
set bus_dimension_separator_style "><"</pre>
set hdlin_field_naming_style "%s.%s"
package packg is
    type type1 is record
       FIELD : integer range 0 to 3;
    end record;
end packg;
use WORK.packg.all;
entity test is
 port (clk : in bit;
       out1 : buffer type1);
end:
architecture test of test is
begin
process (clk)
begin
    if (clk'event and (clk = '1')) then
            out1.FIELD <= 3;
   end if;
end process;
end test;
```

The registers for the VHDL record element FIELD will be named as out1\_reg.FIELD<0> and out1\_reg.FIELD<1>.

```
bus_naming_style(3)
bus_dimension_separator_style(3)
hdlin_enable_upf_compatible_naming(3)
```

## hdlin\_filter\_physical\_only\_cells

Enables removal of physical\_only cells during set\_top.

#### **TYPE**

string

### **DEFAULT**

"false"

### **DESCRIPTION**

**hdlin\_filter\_physical\_only\_cells** allows users to filter (remove) physical\_only cells from the design during set top.

The tool identifies physical\_only technology library cells in two ways:

- DB(.db) cells which has any of the following attributes: *is\_decap\_cell*, *is\_filler\_cell*, *is\_tap\_cell*, *antenna\_diode\_type*
- Any technology library cell with a name matching a value specified in the variable
   hdlin\_physical\_only\_cells, and that cell does not contain any logic signal pins/ports

Cells identified as physical\_only cells will be removed from the design during design set\_top. Info messages (in formality.log) contain details of which phyical\_only cells were filtered (removed).

hdlin\_physical\_only\_cells(2)

# hdlin\_hierarchy\_separator\_style

Specifies the separator character used in the path names of hierarchical instance and register names.

### **TYPE**

string

### **DEFAULT**

"/"

## **DESCRIPTION**

This variable specifies the separator character used in path names when instance and register names are generated using one of the following variables,

- hdlin\_use\_vhdl\_genl\_hierarchy\_for\_naming
- hdlin\_use\_hierarchical\_register\_names

### **EXAMPLE**

gl1(1).u1

## **SEE ALSO**

hdlin\_use\_vhdl\_gen\_hierarchy\_for\_naming(3)
hdlin\_use\_hierarchical\_register\_names(3)

hdlin\_ignore\_builtin 78

# hdlin\_ignore\_builtin

Sets the option to ignore or not ignore the built-in directive in VHDL files.

### **TYPE**

string

## **DEFAULT**

"false"

## **DESCRIPTION**

Use this variable to ignore or not ignore the built-in directive in VHDL files. If you want to ignore the built-in directive, set the value to "true".

To change the value of this variable, enter **set hdlin\_ignore\_builtin** "value", where value is "true" or "false".

If you change the value of this variable, only VHDL files you read in thereafter are affected by the change.

## **SEE ALSO**

hdlin\_ignore\_dc\_script 79

# hdlin\_ignore\_dc\_script

Specifies to ignore or not ignore compiler directives **pragma dc\_script\_begin** and **pragma dc\_script\_end** directives in Verilog or VHDL files.

### **TYPE**

string

### **DEFAULT**

"false"

#### DESCRIPTION

Use this variable to ignore or not ignore the **pragma dc\_script\_begin** and **pragma dc\_script\_end** directives in Verilog or VHDL files. If you want to ignore these directives, set the value to "true".

To change the value of this variable, enter **set hdlin\_ignore\_dc\_script** "value", where value is "true" or "false".

If you change the value of this variable, only Verilog or VHDL files you read in thereafter are affected by the change.

# hdlin\_ignore\_embedded\_configuration

Specifies to ignore or not ignore the **embedded configurations** in VHDL files.

### **TYPE**

boolean

## **DEFAULT**

"false"

## **DESCRIPTION**

Use this variable to ignore or not ignore the **embedded configurations** in VHDL files.

To change the value of this variable, enter **set hdlin\_ignore\_embedded\_configuration** "value", where value is "true" or "false".

## **SEE ALSO**

hdlin\_ignore\_full\_case 81

# hdlin\_ignore\_full\_case

Specifies to ignore or not ignore the **full\_case** directive in Verilog files.

### **TYPE**

string

## **DEFAULT**

"true"

## **DESCRIPTION**

Use this variable to ignore or not ignore the **full\_case** directive in Verilog files.

To change the value of this variable, enter **set hdlin\_ignore\_full\_case** "value", where value is "true" or "false".

Note: If you change the value of this variable, only Verilog files you read in thereafter are affected by the change.

## **SEE ALSO**

hdlin\_ignore\_label 82

# hdlin\_ignore\_label

Specifies to ignore the label directive in VHDL files.

### **TYPE**

string

## **DEFAULT**

"true"

## **DESCRIPTION**

Use this variable to ignore the **label** directive in VHDL files. If you want to ignore the directive, set the value to "true".

To change the value of this variable, enter **set hdlin\_ignore\_label** "value", where value is "true" or "false".

Note: If you change the value of this variable, only VHDL files you read in thereafter are affected by the change.

## hdlin\_ignore\_label\_applies\_to

Specifies to ignore or not ignore the label\_applies\_to directive in Verilog or VHDL files.

### **TYPE**

string

### **DEFAULT**

"true"

## **DESCRIPTION**

Use this variable to ignore or not ignore the **label\_applies\_to** directive in Verilog or VHDL files. The default is set to "true" so the directive is ignored. To reverse this effect, you can set this variable to "false".

To change the value of this variable, enter **set hdlin\_ignore\_label\_applies\_to** "value", where value is "true" or "false".

Note: If you change the value of this variable, only Verilog or VHDL files you read in thereafter are affected by the change.

## hdlin\_ignore\_map\_to\_module

Specifies to ignore or not ignore the **map\_to\_module** attribute in Verilog or VHDL files.

### **TYPE**

string

### **DEFAULT**

"true"

## **DESCRIPTION**

Use this variable to ignore or not ignore the **map\_to\_module** attribute in Verilog or VHDL files. The default is set to "true" so the attribute is ignored. To reverse this effect, you can set this variable to "false".

To change the value of this variable, enter **set hdlin\_ignore\_map\_to\_module** "value", where value is "true" or "false".

Note: If you change the value of this variable, only Verilog or VHDL files you read in thereafter are affected by the change.

# hdlin\_ignore\_map\_to\_operator

Ignores the **map\_to\_operator** attribute in Verilog or VHDL files.

### **TYPE**

string

### **DEFAULT**

"false"

## **DESCRIPTION**

The variable ignores the **map\_to\_operator** attribute in Verilog or VHDL files when you set the variable to *true*. By default, the variable is set to *false*.

To change the value of the variable, use the **set hdlin\_ignore\_map\_to\_operator** value variable. Where value is true or false.

Note: If you change the value of the variable, it affects only those Verilog or VHDL files that are read after changing the value of the variable.

# hdlin\_ignore\_parallel\_case

Specifies to ignore or not ignore the **parallel\_case** directive in Verilog files.

### **TYPE**

string

### **DEFAULT**

"true"

## **DESCRIPTION**

Use this variable to ignore or not ignore the **parallel\_case** directive in Verilog files. The default is set to "true" so the directive is ignored. To reverse this effect, you can set this variable to "false".

To change the value of this variable, enter **set hdlin\_ignore\_parallel\_case** "value", where value is "true" or "false".

Note: If you change the value of this variable, only Verilog files you read in thereafter are affected by the change.

## hdlin\_ignore\_resolution\_method

Specifies to ignore or not ignore the **resolution\_method** directive in VHDL files.

### **TYPE**

string

### **DEFAULT**

"true"

## **DESCRIPTION**

Use this variable to ignore or not ignore the **resolution\_method** directive in VHDL files. The default is set to "true" so the directive is ignored. To reverse this effect, you can set this variable to "false".

To change the value of this variable, enter **set hdlin\_ignore\_resolution\_method** "value", where value is "true" or "false".

Note: If you change the value of this variable, only VHDL files you read in thereafter are affected by the change.

## **SEE ALSO**

hdlin\_ignore\_synthesis 88

# hdlin\_ignore\_synthesis

Specifies to ignore or not ignore the **synthesis\_off** and **synthesis\_on** directives in Verilog files.

### **TYPE**

string

### **DEFAULT**

"false"

### **DESCRIPTION**

Use this variable to ignore or not ignore the **synthesis\_off** and **synthesis\_on** directives in VHDL or Verilog files. The default is set to "false" meaning that synthesis off and synthesis on directives are not ignored. To reverse this effect, you can set this variable to "true".

To change the value of this variable, enter **set hdlin\_ignore\_synthesis** "value", where value is "true" or "false".

Note: If you change the value of this variable, only Verilog or VHDL files you read in thereafter are affected by the change.

### **SEE ALSO**

hdlin\_ignore\_translate 89

## hdlin\_ignore\_translate

Specifies to ignore or not ignore the translate\_off and translate\_on directives in Verilog or VHDL files.

### **TYPE**

string

### **DEFAULT**

"false"

## **DESCRIPTION**

Use this variable to ignore or not ignore the **translate\_off** and **translate\_on** directives in Verilog or VHDL files. The default is set to "false" meaning that these directives are not ignored. To reverse this effect, you can set this variable to "true".

To change the value of this variable, enter **set hdlin\_ignore\_translate** "value", where value is "true" or "false".

Note: If you change the value of this variable, only Verilog or VHDL files you read in thereafter are affected by the change.

# hdlin\_infer\_function\_local\_latches

Controls whether to infer latches inside functions

### **TYPE**

boolean

## **DEFAULT**

"false"

## **DESCRIPTION**

Use this control variable to infer the latches inside functions and tasks.

When the value of this variable is true, latches inside function and task bodies can be inferred, according to the same rules used in always blocks.

When the value is false (the default), no latches are inferred in func- tions or tasks.

## **SEE ALSO**

hdlin\_interface\_only 91

## hdlin\_interface\_only

Enables creation of a design(s) consisting only of an interface.

#### **TYPE**

string

### **DEFAULT**

1111

### DESCRIPTION

Use this variable to direct Formality's Verilog, VHDL, DB, and EDIF readers to produce interface-only designs. Resulting designs consist only of the source design's specified port and parameter declarations. The remaining design internals are either not synthesized (in the case of Verilog or VHDL behavioral RTL) or discarded (for Verilog netlist, DB, and EDIF based designs).

Formality design readers compare the name of the design it is currently processing to the value of this variable. If a match is found, the design is converted to an interface-only design. Compare rules are based on TCL's glob-style pattern matching syntax.

In case of VHDL if an architecture is specified as an interface only using this variable then you need to end the architecture in one of the following ways:

```
end architecture;
OR
end architecture <architecture_name>;
OR
end <architecture_name>;
```

hdlin interface only 92

To change the value of this variable, enter **set hdlin\_interface\_only** "value", where value is in TCL glob-style pattern matching form.

## **SEE ALSO**

hdlin\_keep\_feedback 93

## hdlin\_keep\_feedback

Controls whether or not the combinational feedback loops are retained or removed by Formality.

### **TYPE**

Boolean

### **DEFAULT**

false

## **ENABLED SHELL MODES**

all

## **DESCRIPTION**

This variable controls whether statements like SigA = SigA generate a combinational feedback loop or generate an asynchronous load latch without state feedback. If it is required to retain the feedback loops, the **value** of variable should be set to 'true'.

#### Example:

entity mytest is port( Inp: in std\_logic; OutP: out std\_logic ); end mytest;

architecture top of mytest is signal SigA: std\_logic; begin test: process (Inp, SigA) begin if Inp='0' then SigA <='1'; else SigA <=SigA; end if; end process; OutP <= SigA; end top;

This variable causes Formality not to create feedback loops by default and match Design Compilers default

hdlin\_keep\_feedback 94

behavior, hence this variable should only be set to true if the same variable in Design Compiler is also set to true.

## hdlin\_library\_assume\_switch\_pdf

Specifies whether Formality adds an assumed power down function to power switch outputs

### **TYPE**

Boolean

### **DEFAULT**

"false"

## **DESCRIPTION**

There are versions of Library Compiler that do not allow power down functions to be specified for switched outputs of type <code>internal\_power</code> or <code>internal\_ground</code>. This means that there is no way to specify the behavior of a switch output when a non-switched supply input changes state.

When this variable is set to *true* Formality will add a power down function such that when any non-switched supply of type *primary\_power* or *primary\_ground* is off the switch output will be in an "unknown" state.

## hdlin\_library\_attribute\_interface\_only

Controls whether library cells that have black-box attributes are created as 'interface\_only'.

### **TYPE**

Boolean

### **DEFAULT**

"false"

### **DESCRIPTION**

Use this variable to control whether Formality creates 'interface\_only' designs for library cells that contain black-box attributes as defined by the **hdlin\_library\_preserve\_bbox\_attributes** variable.

Note: If you change the value of this variable, only libraries read thereafter are affected by the change.

To change the value of this variable, enter **hdlin\_library\_attribute\_interface\_only** "value", where value may be "true" or "false".

## **SEE ALSO**

hdlin\_library\_preserve\_bbox\_attributes(3) hdlin\_interface\_only(3)

# hdlin\_library\_auto\_correct

Specifies whether simple errors in library power behavior are automatically corrected.

### **TYPE**

Boolean

## **DEFAULT**

"false"

## **DESCRIPTION**

When this variable is set to *true*, the tool attempts to correct simple errors in technology library cell power models. Example: It may add power-down functions to output pins that are not constrained.

## **SEE ALSO**

report\_libraries(2)
hdlin\_library\_ignore\_errors(3)

# hdlin\_library\_auto\_correct\_pg\_pin\_direction

Auto corrects direction of inout pg\_pins based on the usage inside the technology library cell.

## **TYPE**

Boolean

### **DEFAULT**

"true"

## **DESCRIPTION**

When this variable is set to *true*, the tool attempts to correct the direction of **inout** pg\_pin based on the usage inside technology library cell. If the net connected to pg\_pin has only readers, then changes the direction to **in** and if the net connected to pg\_pin has only drivers, then changes the direction to **out**.

## **SEE ALSO**

report\_libraries(2)
hdlin\_library\_auto\_correct(3)

# hdlin\_library\_cell\_merge\_port

Specifies a list of library cell port names that should be considered as the 'Q' output of the merged cell during the merging of tech cell registers instantiated in the Verilog Model.

### **TYPE**

String

### **DEFAULT**

1111

### **DESCRIPTION**

This variable should be set during setup before reading libraries or designs. The syntax to use the variable is

set hdlin\_library\_cell\_merge\_port {cell\_ports}

where cell\_ports are of the form "cell\_name/port\_name". The default value of the variable is empty string "". By default, the technology cell registers are merged based on the order, the registers are instantiated in the Verilog model.

Example 1: Assume the output of the library cell named "MYREG" has a port named "MYQ" that should be the 'Q' output of the merged cell.

set hdlin\_library\_cell\_merge\_port {MYREG/MYQ}

Example 2: Assume the output of all library cells that start with the name "REG" have a port named "MYQ" that should be the output of the merged cell.

set hdlin\_library\_cell\_merge\_port {REG\*/MYQ}

Example 3: Assume the output of the library cell named "MYREG" has a port named "MYQ" that should be

the 'Q' output of the merged cell and another library cell named "OTHERCELL" has a port named "OQ" that should be the 'Q' output of the merged cell.

set hdlin\_library\_cell\_merge\_port {MYREG/MYQ OTHERCELL/OQ}

## **SEE ALSO**

hdlin\_library\_directory 101

## hdlin\_library\_directory

Designates all designs contained within the directory(ies) as TECHNOLOGY designs.

#### **TYPE**

string

### **DEFAULT**

## **DESCRIPTION**

Use this variable to declare a set of directories as containing only TECHNOLOGY designs. This variable provides the same functionality as the read\_verilog command's -technology\_library switch only on a directory basis. All designs within a directory specified by this variable will be loaded into a technology library.

The -libname switch takes precedence over the hdlin\_library\_directory variable. This implies that when the read\_verilog command contains the -libname switch, all designs will reside in the specified library, regardless of whether it is a technology library or user design library.

To change the value of this variable, enter **set hdlin\_library\_directory** "value", where value is a space-delimited list of directories. These directories may either be full pathnames or relative to the specified search\_path.

## **SEE ALSO**

hdlin\_library\_file(3)

hdlin library file 102

# hdlin\_library\_file

Designates all designs contained within the file(s) as TECHNOLOGY designs.

## **TYPE**

string

### **DEFAULT**

## **DESCRIPTION**

Use this variable to declare a set of files as containing only TECHNOLOGY designs. This variable provides the same functionality as the read\_verilog command's -technology\_library switch only on a file by file basis. All designs within a file specified by this variable will be loaded into a technology library.

The -libname switch takes precedence over the hdlin\_library\_file variable. This implies that when the read\_verilog command contains the -libname switch, all designs will reside in the specified library, regardless of whether it is a technology library or user design library.

To change the value of this variable, enter **set hdlin\_library\_file** "value", where value is a space-delimited list of files. These files may either be full pathnames or relative to the specified search\_path.

## **SEE ALSO**

hdlin\_library\_directory(3)

# hdlin\_library\_ignore\_errors

Specifies whether errors in linked library cells cause commands to fail.

### **TYPE**

Boolean

## **DEFAULT**

"true"

## **DESCRIPTION**

When this variable is set to *false*, the **set\_top** and **load\_upf** commands fail if any of the technology library cells that are linked to the design have incorrect or incomplete power models. When the variable is set to *true* the errors are ignored.

## **SEE ALSO**

report\_libraries(2)
hdlin\_library\_auto\_correct(3)

# hdlin\_library\_preserve\_bbox\_attributes

Preserves the db attributes provided in the list which are set on the db libcells.

### **TYPE**

string

## **DEFAULT**

"pad\_cell is\_macro\_cell"

## **DESCRIPTION**

Use this variable to specify list of attributes that needs to be preserved in netlist during read\_db operation.

# hdlin\_library\_report\_summary

This variable controls whether a warning summary is produced for Verilog library files.

### **TYPE**

boolean

### **DEFAULT**

"true"

## **DESCRIPTION**

Use this variable to enable Formality to report a summary of the warnings produced when reading or analyzing Verilog library files. The individual warning messages sent to the "formality.log" file are not controlled by this variable.

To change the value of this variable, enter **set hdlin\_library\_report\_summary** "value", where value is "true" or "false".

## hdlin\_link\_portname\_allow\_period\_to\_match\_u

Enables the linker to allow a period (.) as an alternative to an underscore (\_) when doing a SystemVerilog interface type port name matching.

### **TYPE**

boolean

### **DEFAULT**

"false"

#### DESCRIPTION

During linking, if named port mapping is used in the cell instance statement, the linker resolves port connections based on the port names. If the linker is unable to find a matching port name, and the hdlin\_link\_portname\_allow\_period\_to\_match\_underscore variable is set to true, the linker replaces the "." characters in the port name from the cell instance statement with the "\_" character to see if there is a match. This variable has no effect when positional port mapping is used instead.

This variable has no effect on non-interface type port connections.

## hdlin\_link\_portname\_allow\_square\_bracket\_to\_

Enables the linker to allow a square bracket([]) as an alternative to an underscore (\_) when doing port name matching.

### **TYPE**

boolean

### **DEFAULT**

"false"

#### DESCRIPTION

During linking, the linker resolves port connections based on port names when named port mapping is used in cell instantiation. In the default mode, the linker looks for an exact match of the port names. Setting the hdlin\_link\_portname\_allow\_square\_bracket\_to\_match\_underscore variable to true, allows the linker to also match the "[]" characters with the "\_" character. This variable has no effect when positional port mapping is used. This variable should be used only for matching modport arrays. Formality will assume that the array of modport in the Subblock is in canonical form ([0:N]).

## **SEE ALSO**

.Bhdlin\_link\_portname\_allow\_period\_to\_match\_underscore(3)

## hdlin\_merge\_parallel\_switches

Specifies whether functionally equivalent switch cells are automatically merged.

#### **TYPE**

Boolean

#### **DEFAULT**

"true"

#### **ENABLED SHELL MODES**

Setup

#### **DESCRIPTION**

As part of power network synthesis, implementation tools might expand a single UPF power switch into thousands of coarse grain switch cells in a variety of functionally equivalent configurations. Having large numbers of switches driving the same supply nets causes performance problems during verification and makes debugging difficult.

When the **hdlin\_merge\_parallel\_switches** variable is set to *true*, the tool looks for nets driven by multiple coarse grain switch cells during the *set\_top* command and merges switches that it can prove are equivalent.

After equivalent switches are merged, the tool adds messages to the log file indicating which supply nets are affected and how many of the driving switches are eliminated.

To preserve the netlist in its unmerged form, set this variable to false before setting the top design.

## **SEE ALSO**

## hdlin\_multiplier\_architecture

Defines the architecture generated for multiplier or DW02\_multp instances. This variable will only affect results if it is changed before a design file is read.

#### **TYPE**

string

#### **DEFAULT**

none

#### **DESCRIPTION**

Use this variable to help define the architecture Formality will generate for multiplier or DW02\_multp instances encountered in the reference design when multiplier generation is enabled (see **enable\_multiplier\_generation**)

Before issuing a read command, change the value of this variable as follows:

set hdlin\_multiplier\_architecture value

where value is none, csa, nbw, wall or dw\_foundation:

- \* none No multiplier architecture is specified with hdlin\_multiplier\_architecture.
- \* csa Generate a csa architecture for multiplier instances. Invalid value when used with DW02\_multp.
- \* nbw Generate an nbw architecture for multiplier or DW02\_multp instances.
- \* wall Generate a wall architecture for multiplier or DW02\_multp instances.
- \* dw\_foundation Attempt to choose the same architecture Design Compiler was likely to have chosen for each multiplier instance. If the combined widths of the multiplier inputs is less than or

equal to \fbdw\_foundation\_threshold, generate an nbw architecture. Otherwise, generate a wall architecture.

This variable will not have any affect unless **enable\_multiplier\_generation** is set to true.

## **SEE ALSO**

report\_architecture(2) set\_architecture(2) enable\_multiplier\_generation(3) architecture\_selection\_precedence(3) dw\_foundation\_threshold(3)

## hdlin\_normalize\_blackbox\_busses

Controls how Formality names busses of black boxes during the link operation.

#### **TYPE**

string

#### **DEFAULT**

"false"

#### **DESCRIPTION**

Use this variable to control how Formality names busses of black boxes during the link operation. The default variable is set to "false", meaning that Formality should not change the names of black box busses during the link operation. If the bus signal names should be "normalized" to have indexes from WIDTH-1 down to 0, then set this variable to "true".

Note: If you change the value of this variable, only designs linked thereafter are affected by the change.

To change the value of this variable, enter **set hdlin\_normalize\_blackbox\_busses** "value", where value may be "true" or "false".

#### **SEE ALSO**

## hdlin\_physical\_only\_cells

Enables **set\_top** to successfully link a design, which contains some missing cell definitions.

#### **TYPE**

string

#### **DEFAULT**

1111

### **DESCRIPTION**

Use this variable to direct Formality's Verilog, VHDL, and DB readers to produce a successfully linked design when containing some missing cell (down design) definitions. The resulting design will consist of black boxes where a missing cell definition was encountered if the cell name has been specified in this variable.

Formality design readers compare the name of the design it is currently processing to the value of this variable. If a match is found, the design is converted to a black box design. Compare rules are based on TCL's glob-style pattern matching syntax.

To change the value of this variable, enter **set hdlin\_physical\_only\_cells** "value", where value is in TCL glob-style pattern matching form.

### **SEE ALSO**

hdlin\_unresolved\_modules(3)

# hdlin\_power\_config\_db\_library

This variable can be used to specify a list of DB library files that should be used to map power information to Verilog library cells.

#### **TYPE**

string

### **DEFAULT**

1111

#### **DESCRIPTION**

This variable can be used to specify a list of DB library files that should be used to map power information to Verilog library cells. The list can be pathnames to files. If they are not rooted pathnames, then the search\_path will be used to find the files. Existing .db libraries read with read\_db will not be used for mapping power attributes to the Verilog library cells.

### **EXAMPLE**

```
fm_shell (setup)> set hdlin_power_config_db_library
{ db file1.db db file2.db /disk1/libs/db file3.db }
```

## **SEE ALSO**

# hdlin\_preserve\_assignment\_direction

Specifies how to control the assignment direction for your Verilog description

#### **TYPE**

boolean

#### **DEFAULT**

"false"

## **DESCRIPTION**

Formality does not preserve assignment direction in Verilog RTL and netlist designs. This variable helps in preserving those buffers used in the assignment.

To change the value of this variable, enter **set hdlin\_preserve\_assignment\_direction** "value", where value is "true" or "false".

## **SEE ALSO**

## hdlin\_sv\_auto\_decl\_inits

Controls whether variables are initialized, possibly with default values, according to the 1800 standard.

#### **TYPE**

Boolean

#### **DEFAULT**

"true"

### **DESCRIPTION**

This variable is used to control whether the Formality RTL SystemVerilog reader conforms to the 1800 standard with respect to automatic variable initializations.

To change the value of this variable, enter **set hdlin\_sv\_auto\_decl\_inits** "value", where value may be "true" or "false".

- \* "true" Uses 1800 standard
- \* "false" Does not use 1800 standard

### **SEE ALSO**

read\_sverilog(2)

## hdlin\_sv\_blackbox\_modules

Specify one or more SystemVerilog modules to be ignored during design read.

#### **TYPE**

string

## **DEFAULT**

1111

#### **DESCRIPTION**

The hdlin\_sv\_blackbox\_modules allows the user to specify one or more SystemVerilog modules to be ignored during design read.

The modules that are to be ignored are specified by setting the variable hdlin\_sv\_blackbox\_modules to a list of modules. For Example :

prompt> set hdlin\_sv\_blackbox\_modules dff

Here dff is the name of module to be ignored, as coded in the below RTL.

```
module dff (input clk, input d, output q);
input clk, d;
output q;
reg q;
always @(posedge clk) q = d;
endmodule

module top;
reg data, clock;
wire q_out, net_1;
dff inst_1 (.d(data), .q(net_1), .clk(clock));
dff inst_2 (.clk(clock), .d(net_1), .q(q_out));
endmodule
```

To change the value of this variable, enter set hdlin\_sv\_blackbox\_modules "value", where value is in TCL glob-style pattern matching form.

Formality Sverilog reader compares the name of the module it is currently reading to the value of this variable. If a match is found, the module is ignored. Compare rules are based on TCL's glob-style pattern matching syntax.

The warning message (FMR\_VLOG-931) is generated during read\_sverilog as shown below

Info: mod1.v:2: The declaration of module 'mod1' is being ignored, because the module name is in hdlin\_sv\_blackbox\_modules. (FMR\_VLOG-931)

If the tool tries to link the modules (during set top command), linker error is generated.

No messages are generated for specified names that do not match valid module names.

#### **SEE ALSO**

hdlin\_sv\_packages 120

## hdlin\_sv\_packages

Specifies whether and how System Verilog packages should be analyzed.

#### **TYPE**

string

#### **DEFAULT**

"enable"

### **DESCRIPTION**

Specifies which, if any, semantics the read\_sverilog command should apply when a SystemVerilog source file declares a package. All settings other than "none" accept "packages" (declarations, references and imports) as specified in section 19.2 of the IEEE-1800-2005 System Verilog standard. The recommended setting for SV package users is "enable". It provides a synthesizable subset of packages that is compatible with the current release of Synopsys' VCS product family. Although the SV package standard was approved after the first commercial implementations had been released, there is only one known dialect incompatibility. This difference is in how an import statement treats names imported into the topmost (global) scope of a package\_declaration.

To change the value of this variable, enter **set hdlin\_sv\_packages** "value", where value may be "enable", "chain", "dont\_chain", or "none".

- \* "dont\_chain" Prevents imported names from being re-exported to clients of the package being declared.
- \* "chain" Always re-exports names that are imported into the global scope of a package. An imported name and its definition which are re-exported ("chained" in VCS parlance) will not collide or interfere with itself in those cases where several intermediate packages redistribute content they acquired from a common source package.
- \* "enable" Currently this means the same as "chain". In future releases, the "enable" setting will

hdlin sv packages 121

continue to track developments as the definition of SV packages converges on a comprehensive standard. The settings "chain" and "dont\_chain" will continue to implement the import\_statement semantics specified above, one of which will eventually be ruled non-standard.

\* "none" - Prevents parsing of package declarations or references.

### **SEE ALSO**

read\_sverilog(2)

## hdlin\_sv\_port\_name\_style

Controls the naming of ports that are of a complex data type (i.e. MDA, Structs, Unions) in a SystemVerilog design.

#### **TYPE**

string

#### **DEFAULT**

"complex"

#### DESCRIPTION

This variable is used to modify the style of complex data type port names created in the reference System Verilog design to match correctly with the port names of the implementation design. Depending on how the implementation design is generated, the complex port names can be a single packed vector or a name based on the multiple dimensions and/or field names. A failing verification can occur due to bad matching if this variable is not set properly to match the implementation design.

To change the value of this variable, enter **set hdlin\_sv\_port\_name\_style** "value", where value may be "vector" or "complex".

- \* "vector" Generates the name for the complex data port as if it is a single packed vector with the bounds being the bitwidth of the complex type minus one downto zero.
- \* "complex" Uses the internal net name that has all the multiple dimensions and/or field name information as the port name.

## **SEE ALSO**

read\_sverilog(2)

## hdlin\_sv\_union\_member\_naming

Controls the naming styles for elements associated with the union data type in SystemVerilog.

#### **TYPE**

Boolean

### **DEFAULT**

false

## **DESCRIPTION**

By default, the tool uses simple names for elements inferred from unions in SystemVerilog. Setting this variable to **true** enables the tool to use the name of the first union member as a reference for the port, net, and cell names associated with the union data type.

### **EXAMPLE**

```
typedef union packed {
  logic R1;
  logic R2;
} betanode1;

typedef struct packed {
  logic [0:0]P1;
  betanode1 P2;
} subnode1;
```

```
betanode1 Q1;
} subnode2;
typedef union packed {
 subnode2 N2;
 logic N1;
} node1;
typedef union packed {
 subnode1 M2;
 logic [1:0] M1;
} node2;
typedef struct packed {
node2 A2;
node1 [1:0] f1;
} packet;
module test (input packet p1, output packet p2, input clk);
  always @ (posedge clk)
   p2 = p1;
endmodule
```

When you set this variable to false, the following names are inferred:

```
Ports and nets: p1[A2][0], p1[A2][1], p1[f1][0][0], p1[f1][1][0]
Cells: p2_reg[A2][0], p2_reg[A2][1], p2_reg[f1][0][0], p2_reg[f1][1][0]
```

When you set this variable to true, the following names are inferred:

```
Ports and nets: p1[A2][M2][P1][0], p1[A2][M2][P2][R1], p1[f1][0][N2][Q1][R1], p1[f1][1][N2][Q1][R1]
Cells: p2_reg[A2][M2][P1][0], p2_reg[A2][M2][P2][R1], p2_reg[f1][0][N2][Q1][R1], p2_reg[f1][1][N2][Q1][R1]
```

### **SEE ALSO**

```
hdlin_field_naming_style(3)
bus_dimension_separator_style(3)
hdlin enable upf compatible naming(3)
```

hdlin sverilog std 126

## hdlin\_sverilog\_std

Specifies the standard that interprets SystemVerilog.

#### **TYPE**

string

#### **DEFAULT**

2012

#### DESCRIPTION

Use this variable to control the Formality RTL reader's default SystemVerilog language interpretation.

By default, the **read\_sverilog** command interprets SystemVerilog read in the **2012** mode, for example, using IEEE Standard 1800-2012.

To change the default mode of **read\_sverilog** compilation, enter **set hdlin\_sverilog\_std** "value", where value is one of the following:

- 2005 Uses IEEE standard 1800-2005
- 2012 Uses IEEE standard 1800-2012

The standard specified using the **read\_sverilog** command overrides the value specified using the **hdlin\_sverilog\_std** variable.

#### **EXAMPLE**

hdlin\_sverilog\_std 127

The following example shows how to use the IEEE Standard 1800-2005 to interpret mydesign.v.

```
fm_shell > set hdlin_sverilog_std 2012
fm_shell > read_sverilog -05 -r mydesign.v
```

## **SEE ALSO**

read\_sverilog(2)

## hdlin\_unique\_bbox\_names

Controls the way Formality names black box designs

#### **TYPE**

Boolean

#### **DEFAULT**

"false"

### **DESCRIPTION**

Formality issues an error if it cannot find a design to link with a specific cell. If User sets the variable 'hdlin\_unresolved\_modules' to 'black\_box', then it generates black box designs in a library called 'FM\_BBOX' and then links the design to the cell.

By default, Formality generates blackbox design names using the reference design base-name, independent of cell parameters.

Set this variable to true to generate blackbox design names with the cell parameter information.

#### **EXAMPLE**

set hdlin\_unique\_bbox\_names true

```
module top (output logic [1:0] out, input logic [1:0] in);
    mid #(.m(1), .n(0)) m1(out[1], in[1]);
endmodule
```

The blackbox design name generated for the cell m1 is : mid\_m1\_n0

## **SEE ALSO**

hdlin\_unresolved\_modules(2)
hdlin\_default\_bbox\_parameter\_name(3)

## hdlin\_unresolved\_modules

Specifies how to control black box creation for unresolved design references.

#### **TYPE**

string

#### **DEFAULT**

"error"

### **DESCRIPTION**

Use this variable to control black box creation for Verilog or VHDL descriptions of references that are not resolved during set top.

To change the value of this variable, enter **set hdlin\_unresolved\_modules** "value", where value is "black\_box" or "error".

- \* "black\_box" Your unresolved Verilog and VHDL design references are turned into black boxes.
- \* "error" Unresolved Verilog and VHDL design references are treated as errors.

### **SEE ALSO**

set\_top(2)

hdlin upf library 131

## hdlin\_upf\_library

Designates that all cells within the specified libraries are UPF compliant.

#### **TYPE**

string

#### **DEFAULT**

## **DESCRIPTION**

By default, the active (power on) state of the ground port in a IEEE-1801 standard (UPF) design is a logic 1. Libraries that follow UPF supply semantics are written so that a cell is in a power on state when the cell's power and ground pins are both at a logic 1 value. Most cell libraries currently in use do not follow those semantics, and use more traditional view that ground is active 0.

This variable is used to identify libraries that follow UPF supply semantics. It is only needed when you have these kinds of libraries and will be loading UPF as part of the design.

The value of this variable is a space separated list of library names. It must be set before issuing the set\_top command, because it is used during set\_top to correctly identify UPF compliant cells.

## **EXAMPLE**

set hdlin\_upf\_library "stdlib floplib Islib"

hdlin\_upf\_library 132

## **SEE ALSO**

hdlin\_upf\_models 133

# hdlin\_upf\_models

#### **TYPE**

string

#### **DEFAULT**

1111

### **DESCRIPTION**

The variable value is a string of model names. During set\_top Formality will elaborate the models so that they will be available for use during load\_upf. This variable is used in conjunction with the UPF construct map\_retention\_register -lib\_model\_name. Any model name that is specified in the UPF lib\_model\_name should be in the hdlin\_upf\_models.

This variable must be set before the set\_top command occurs.

#### **EXAMPLE**

```
set hdlin_upf_models "generic_retention_flop generic_retention_latch"
set_top TOP
Setting top design to 'r:/WORK/TOP'
Status: Elaborating design TOP ...
Status: Elaborating design generic_retention_flop ...
Status: Elaborating design generic_retention_latch ...
Status: Implementing inferred operators...
Top design successfully set to 'r:/WORK/TOP'
```

hdlin\_upf\_models 134

## **SEE ALSO**

load\_upf(2)

# hdlin\_use\_hierarchical\_register\_names

Generates a hierachical register name.

#### **TYPE**

Boolean

### **DEFAULT**

false

### **DESCRIPTION**

This variable generate hierarchical names for registers and signals in the following VHDL statements:

- VHDL GENERATE statement
- BLOCK statement
- PROCESS statement
- IF GENERATE statement

#### **EXAMPLE**

This example shows how to generate the following hierarchical names of the registers:

```
gl1(0)/named/old_reg
gl1(1)/named/old reg
```

```
gl1: for i in 0 to 1 generate
  named: process(clk)
  variable old : std_logic;
  begin
  if clk'event and clk = '1' then
  if( en = '1') then
  q(i) <= old;
  end if;
    old := data(i);
  end if;
end process;
end generate;</pre>
```

## **SEE ALSO**

hdlin\_hierarchy\_separator\_style(3)

## hdlin\_use\_partial\_modeled\_cells

Specifies how Formality tests *misson mode only* components in the Synopsys .lib files and whether it treats them as black boxes.

#### **TYPE**

Boolean

#### **DEFAULT**

"false"

#### **DESCRIPTION**

This variable specifies how Formality tests *misson mode only* components defined in the Synopsys .lib files.

By default, Formality considers test components defined in Synopsys .lib files with the *misson mode only* functionality to be black boxes. Such components are defined with the "test\_cell" construct in .lib source files.

To use the *misson mode* functionality of such cells, set the value of this variable to **true**. Note that the complete functionality of the design is not tested, as the test-mode functionality is not defined.

#### **SEE ALSO**

# hdlin\_use\_vhdl\_gen\_hierarchy\_for\_naming

Generate hierachical names of instances.

#### **TYPE**

Boolean

### **DEFAULT**

false

## **DESCRIPTION**

This variable generates the hierarchical names of instances name under the following VHDL statements:

- VHDL GENERATE statement
- BLOCK statement
- PROCESS statement
- IF GENERATE statement

#### **EXAMPLE**

This example generates the following hierarchical names of instances:

gl1(0)/u1 gl1(1)/u1

```
gl1: for i in 0 to 1 generate u1 : etff port map(CLK => clk, ENABLE=> en, DATA => data(j*2+i), MUXDATA => q(j*2+i)); end generate;
```

## **SEE ALSO**

hdlin\_hierarchy\_separator\_style(3)

## hdlin\_verilog\_directive\_prefixes

Specifies a set of prefixes to be used for all the directives in Verilog files.

#### **TYPE**

string

#### **DEFAULT**

"synopsys formality"

#### **DESCRIPTION**

Use this variable to specify a set of prefixes to be used for all the directives(sometimes called pragmas) in Verilog files. The value is a space separated list of strings. Each string is used to identify a directive comment in a Verilog file.

Change the value of this variable to tell Formality to try to process directives with prefixes that it does not normally recognize. Formality will issue a warning if it is not able to process a directive. Change this variable before using the **read\_verilog** command to read the RTL with the specified directive prefixes.

Note:It will not apply to Verilog files that have previously been read.

#### **DESCRIPTION**

The following example enables Formality to recognize directives with prefixes of "pragma" and "synthesis" rather than the default prefixes.

fm shell (setup)> set hdlin verilog directive prefixes "pragma synthesis"

This will allow Formality to recognize Verilog RTL directives like this:

```
// pragma synthesis_off
$display("Error");
// pragma synthesis_on
case (state) // synthesis parallel_case
```

## **SEE ALSO**

hdlin\_ignore\_synthesis(3) hdlin\_ignore\_translate(3) hdlin\_vhdl\_directive\_prefixes(3)

## hdlin\_verilog\_ignore\_var\_redeclaration

Allows Formality to ignore redeclaration of a variable

#### **TYPE**

Boolean

#### **DEFAULT**

"false"

### **DESCRIPTION**

Formality by default throws an error if a variable is redeclared. Example:

module test(input a, output b); wire c; wire c; assign c = a; assign b = c;

endmodule

For the above code Formality throws an error for redeclaration of variable c. To avoid this error the variable hdlin\_verilog\_ignore\_var\_redeclaration can be set to true.

To change the value of this variable, use the following command: **set hdlin\_verilog\_ignore\_var\_redeclaration** "value" where value is "true" or "false".

### **SEE ALSO**

read\_verilog
read sverilog

# hdlin\_verilog\_named\_generate\_blocks

Controls the Formality Verilog default naming of unnamed generate blocks.

#### **TYPE**

Boolean

#### **DEFAULT**

false

### **DESCRIPTION**

This variable controls the default names of generated blocks in Verilog LRM standards 2001. From Verilog LRM standard 2005 onwards Formality always generated default names for unnamed generate blocks. The Verilog LRM standards 1995 doesn't support the generate blocks.

By default, the **hdlin\_verilog\_named\_generate\_blocks** variable is set to false. By default, the tool doesn't generate default names for unnamed generate blocks when read in for Verilog LRM standards 2001. To generate the default names for unnamed generate blocks set the variable to true.

#### Example:

module test(d,clk,rst,q); parameter N = 2; parameter  $P_CLONE = 0$ ; input [N-1:0] d; input clk,rst; output reg [N-1:0] q;

generate //Unnamed generate block if( $P_CLONE == 0$ ) begin sub #(.N(N)) U1(.d(d),.clk(clk),.q(q),.rst(rst)); end endgenerate endmodule

module sub(d,clk,rst,q); parameter N=2; parameter RST = 2'h0; input rst; input [N-1:0] d; input clk; output reg [N-1:0] q;

always @(posedge clk) begin if(rst) q <= RST; else q <= d; end endmodule

In above example for Verilog LRM standards 2001 Formality name the instance of 'sub' as "U1" by default. When 'hdlin\_verilog\_named\_generate\_blocks' set to true, Formality name it as "genblk1.U1" by adding 'genblk1' as a default name.

# hdlin\_verilog\_wired\_net\_interpretation

Specifies whether non-wire nets are resolved using a simulation or a synthesis interpretation

#### **TYPE**

string

#### **DEFAULT**

"simulation"

#### DESCRIPTION

Synthesis resolves **wand** and **wor** nets by inserting logic gates (AND, OR). This produces a different result than simulation when a **Z** state could propagate to a compare point. Setting this variable to "simulation" (default) causes Formality to resolve the net according to simulation semantics. When the variable is set to "synthesis", Formality infers resolution logic during design read that is consistent with synthesis (prevents **Z** state propagation).

To change the value of this variable, enter **set hdlin\_verilog\_wired\_net\_interpretation** "value", where value may be "simulation" or "synthesis".

# hdlin\_vhdl\_auto\_file\_order

Enables the read\_vhdl command to automatically order the specified files.

#### **TYPE**

boolean

## **DEFAULT**

"true"

## **DESCRIPTION**

Use this variable to enable Formality to automatically order the files specified in the **read\_vhdl** command. If set to "false" the files will be read in the order specified by the user.

To change the value of this variable, enter **set hdlin\_vhdl\_auto\_file\_order** "value", where value is "true" or "false".

# hdlin\_vhdl\_directive\_prefixes

Specifies a set of prefixes to be used for all the directives in VHDL files.

#### **TYPE**

string

## **DEFAULT**

"synopsys formality pragma"

#### DESCRIPTION

Use this variable to specify a set of prefixes to be used for all the directives (sometimes called pragmas) in VHDL files. The value is a space separated list of strings. Each string is used to identify a directive comment in a VHDL file.

Change the value of this variable to tell Formality to try to process directives with prefixes that it does not normally recognize. Formality will issue a warning if it is not able to process a directive. Change this variable before using the **read\_vhdl** command to read the RTL with the specified directive prefixes.

Note: It will not apply to VHDL files that have previously been read.

#### **EXAMPLE**

The following example enables Formality to recognize directives with prefixes of "pragma" rather than the default prefixes.

fm\_shell (setup)> set hdlin\_vhdl\_directive\_prefixes "pragma"

This will allow Formality to recognize VHDL RTL directives like this:

```
-- pragma synthesis_off
assert false "Error" severity Error
-- pragma synthesis_on
```

## **SEE ALSO**

hdlin\_ignore\_synthesis(3) hdlin\_ignore\_translate(3) hdlin\_verilog\_directive\_prefixes(3)

# hdlin\_vhdl\_disable\_file\_reread

Controls analyzing of VHDL files with the same content that was analyzed previously.

#### **TYPE**

Boolean

## **DEFAULT**

false

### **DESCRIPTION**

The Formality tool by default analyzes each file that is read using the **read\_vhdl** command, whether the file content is the same from the previously analyzed file or not.

To disable analyzing of multiple files with the same content more than once, set the **hdlin\_vhdl\_disable\_file\_reread** variable to **true**. So, multiple files with the same content read using the **read\_vhdl** command are analyzed only one time.

This variable support is limited to files with packages of the same design library.

## **SEE ALSO**

FMR\_VHDL-528(n) FMR\_VHDL-202(n)

# hdlin\_vhdl\_forgen\_inst\_naming

Specifies the scheme that should be used to name component instances within VHDL for-generate statements.

#### **TYPE**

string

#### **DEFAULT**

"mode0"

### **DESCRIPTION**

Use this variable to specify the scheme Formality should use to name components instantiated inside forgenerate statements.

To change the value of this variable, enter **set hdlin\_vhdl\_forgen\_inst\_naming** "value", where value is "mode0", "mode1", or "mode2".

- \* "mode0" Appends the current value of the for-generate index to the user specified instance name separating the two parts with an underscore.
- \* "mode1" Same as "mode0" expect when the component instantiated has a generic map. The first one instantiated gets the user specified instance name. The next one gets the user specified instance name with "\_1" appended. Subsequent instances get "\_2", "\_3", and so forth appended.
- \* "mode2" Same as "mode0" expect when the component instantiated has a generic map. The first one instantiated gets the user specified instance name. The next one gets the user specified instance name with "\_2" appended. Subsequent instances get "\_3", "\_4", and so forth appended.

# hdlin\_vhdl\_fsm\_encoding

Specifies the FSM encoding for your VHDL description.

#### **TYPE**

string

## **DEFAULT**

"binary"

### **DESCRIPTION**

Use this variable to specify how FSMs are encoded from your VHDL description.

To change the value of this variable, enter **set hdlin\_vhdl\_fsm\_encoding** "value", where value is "binary" or "1hot".

- \* "binary" FSMs inferred from enumerated types will use a binary encoding. The resulting FSM will use the minimum number of FFs required to implement all FSM states.
- \* "1hot" FSMs inferred from enumerated types will use a 1hot encoding. The resulting FSM will have one FF for each state. If 1hot encoding is specified, it may still be necessary to constrain the FSM as 1hot (using the set\_constraint command) to achieve a passing verification.

## **SEE ALSO**

set constraint(2)

# hdlin\_vhdl\_integer\_range\_constraint

Controls whether Formality adds logic to constrain the value of integer ports and registers to match the integer range constraint specified in the VHDL.

#### **TYPE**

Boolean

## **DEFAULT**

false

### **DESCRIPTION**

Setting this variable (true) causes Formality to introduce additional logic into the design to make sure that values coming from the integer ports, signals, and variables are constrained to the range specified in the source VHDL. This variable affects only primary inputs, registered signals and registered variables. Formality treats all values outside of the integer range constraint as don't care. Enabling this variable might allow a verification to succeed if the failures are caused by values outside of the constrained integer range.

For example,

entity test is port( int1 :in integer range 0 to 19); end test;

When synthesized, this input port will require 5 bits, allowing for possible values from 0 to 31. When this variable is true, Formality constrains the value on that port such that all values outside of the range 0 to 19 will be don't care.

For a list of **hdl** variables and their current values, type **printvar hdlin\***.

## **SEE ALSO**

hdlin\_dyn\_array\_bnd\_check

# hdlin\_vhdl\_mixed\_language\_instantiation

Controls the support for direct instantiation of Verilog or SystemVerilog Modules in VHDL without the use of a component or entity declaration.

### **TYPE**

Boolean

## **DEFAULT**

false

## **DESCRIPTION**

This variable supports the implementation of the mixed language instantiations using direct entity instantiation. When the variable is set to **true**, it instantiates a Verilog or a SystemVerilog module in a VHDL architecture.

- During the direct instantiation, use of a literal is not allowed in a port and generic map.
- When an instance binding specifies both the entity and architecture, the specified architecture is slected. In case the architecture is not specified, the current design is elaborated.
- When the VHDL entity is not present and the port type in the instance and module does not match, the tool reports an error.
- When an entity does not have an architecture in the specified library and if the specified library has a module with the same name than the instance is linked to the module.

## hdlin\_vhdl\_others\_covers\_extra\_states

Enables the use a redundant others clause in a case statement to cover undefined states

#### **TYPE**

Boolean

#### **DEFAULT**

"true"

## **DESCRIPTION**

Use this variable to control if others clauses are used to determine how unreachable states are handled.

When the number of elements in a VHDL enumerated type is not an exact power of two, the extra states generated by Formality are considered unreachable and therefore their behavior is undefined by simulation. When this variable to true, in a VHDL case statement which switches on an enumerated type (or constrained INTEGER) and has an others clause, the others clause is used is used to determine the behavior for the unreachable states. Setting this variable to false causes signals and variables assigned in the case statement to take on a don't care value in the unreachable states. This is to match the way some synthesis tools optimize the unreachable states.

To change the value of this variable, enter **set hdlin\_vhdl\_others\_covers\_extra\_states** "value", where value is "true" or "false".

For example: type three\_state is (IDLE, START, FINISH);

process(state) case state is when IDLE => next\_state <= START; error <= '0'; when START =>
next\_state <= FINISH: when FINISH => next\_state <= IDLE; error <= '0'; when OTHERS => next\_state
<= IDLE; error <= '1'; end case end process;</pre>

In this example, the OTHERS clause cannot be reached in simulation. When synthesized, there are two state bits representing the signal state (type three\_state), allowing four possible states for only three

elements in the enumerated type three\_state. When this variable is true, the fourth unreachable state is considered to be covered by the others clause and the assignments in the others clause will be used. When this variable is set to false, the assignments in the others clause will be ignored and any signals assigned in the case statement (next\_state and error in this example) will be assigned a don't care value in the unreachable state.

When hdlin\_enable\_rtlc\_vhdl is false this variable is not valid and Formality behaves as if this variable is always true.

## **SEE ALSO**

hdlin\_enable\_rtlc\_vhdl

# hdlin\_vhdl\_presto\_naming

Controls the generation of operator names inferred from VHDL.

#### **TYPE**

boolean

## **DEFAULT**

"true"

## **DESCRIPTION**

Use this variable to control whether inferred operator names generated by Formality are compatible with names produced by the Presto or names produced by HDLC. If set to "false" HDLC style operator names are generated. If set to "true" Presto style operator names are generated.

To change the value of this variable, enter **set hdlin\_vhdl\_presto\_naming** "value", where value is "true" or "false".

# hdlin\_vhdl\_presto\_shift\_div

Controls the implementation of a divide by a constant power of two.

#### **TYPE**

boolean

#### **DEFAULT**

"true"

### **DESCRIPTION**

Use this variable to control how an inferred divide by a constant power of two is handled in Formality.

If you set this variable to "true", Formality creates a simulation compatible divider when the numerator of the divide (i.e. the dividend) is a signed value and the divisor is a constant power of two. This divider is consistent with the divider created by the Design Compiler Presto VHDL reader.

If you set this variable to "false", Formality always generates a simple shift when the divisor is a constant power of two. It will also produce a simulation/synthesis mismatch message when this operator is used with a dividend that signed, indicating the discrepancy this causes. This divider and message provide compatibility with the Design Compiler HDLC VHDL reader.

For a list of **hdl** variables and their current values, type **printvar hdlin\***.

## **SEE ALSO**

hdlin\_vhdl\_presto\_naming

hdlin vhdl std 161

# hdlin\_vhdl\_std

Controls whether the Formality VHDL reader uses the VHDL 1987 standard, the 1993 standard, or the 2008 standard.

## **TYPE**

string

## **DEFAULT**

2008

## **DESCRIPTION**

This variable determines the standard that the Formality's Vhdl Reader uses.

Specify one of the following values:

- 1993 to use the VHDL 1993 standard. This is the default.
- 1987 to use the VHDL 1987 standard
- 2008 to use the VHDL 2008 standard

Note that VHDL standard specified using the **read\_vhdl** command override the value of the **hdlin\_vhdl\_std** variable.

## **SEE ALSO**

read vhdl(2)

hdlin\_vhdl\_std 162

# hdlin\_vhdl\_strict\_libs

Controls whether a strict mapping of VHDL libraries will be used during analysis.

#### **TYPE**

Boolean

## **DEFAULT**

false

## **DESCRIPTION**

Controls whether a strict mapping of VHDL libraries will be used during analysis. The default is FALSE. Having this variable disabled (false), allows Formality to be flexible in interpreting use clauses. If the design unit is not found in the specified library it will check the WORK library to see if its defined there and use it if found.

Note: This variable should be set before reading any VHDL files into Formality.

For a list of **hdl** variables and their current values, type **printvar hdlin\***.

## hdlin\_vhdl\_use\_87\_concat

Controls whether the IEEE Std 1076-1987 style concatenations are used in IEEE Std 1076-1993 VHDL code.

#### **TYPE**

Boolean

#### **DEFAULT**

false

### **DESCRIPTION**

Enabling this variable (true) causes VHDL 1987 style concatenation indexing to be used in VHDL 1993 code. This variable enables compatibility with older versions of Formality and Design Compiler that accepted the code.

This variable has no effect when hdlin\_vhdl\_87 has the value true. When hdlin\_vhdl\_87 is true Formality will use IEEE Std 1076-1987 style concatenation indexing only.

When Formality issues an FMR\_ELAB-381 message (Error: Range mismatch - null range on LHS and not on RHS.) during set\_top it is possible that the out of range condition is caused by this inconsistent mixing of the VHDL 1987 and 1993 standards. Change the value of this variable to true, then read and set\_top again.

The main cause of this problem is indexing into the result of a concatenation, which can be different in IEEE Std 1076-1993 and IEEE Std 1076-1987. For example, the following architecture will not set\_top successfully unless you set hdlin\_vhdl\_use\_87\_concat to true.

ARCHITECTURE rtl OF test IS type bitvec is array (integer range <>) of bit; signal in1 : bitvec(15 DOWNTO 0); signal out1 : bitvec(20 DOWNTO 0);

FUNCTION zext (a: bitvec; size: INTEGER:= 1) RETURN bitvec IS VARIABLE result: bitvec(a'HIGH+size

```
DOWNTO a'LOW); BEGIN result := (OTHERS => '0'); result(a'RANGE) := a; RETURN result; END zext; BEGIN out1 \leq zext(in1 & '0', 4); END rtl;
```

For a list of **hdl** variables and their current values, type **printvar hdlin\***.

## **SEE ALSO**

hdlin\_vhdl\_87 FMR\_ELAB-381

hdlin\_vrlg\_std 166

# hdlin\_vrlg\_std

Controls the Formality Verilog RTL reader's default Verilog language interpretation.

#### **TYPE**

String

#### **DEFAULT**

2005

## **DESCRIPTION**

Use this variable to control the Formality RTL reader's default Verilog language interpretation.

By default, the read\_verilog command will interpret Verilog source code read in mode "2005", e.g., using IEEE standard 1364-2005.

To change the default mode of read\_verilog compilation, enter **set hdlin\_vrlg\_std** "value", where value may be any of 1995, 2001 or 2005.

- \* "1995" Uses IEEE standard 1364-1995
- \* "2001" Uses IEEE standard 1364-2001
- \* "2005" Uses IEEE standard 1364-2005

Note that if the read\_verilog commandline contains a switch to control the Verilog dialect, then that value will override the value of the variable hdlin\_vrlg\_std.

For example, given: set hdlin\_vrlg\_std 1995 read\_verilog -01 -r foo.v

The Formality Verilog reader will interpret file foo.v in IEEE standard 1364-2001 mode.

hdlin\_vrlg\_std 167

## **SEE ALSO**

read\_verilog(2)

# hdlin\_while\_loop\_iterations

Places an upper bound on the number of times a loop is unrolled (to prevent potential infinite loops).

#### **TYPE**

string

## **DEFAULT**

4096

## **DESCRIPTION**

Places an upper bound on the number of times a loop is unrolled (to prevent potential infinite loops). Loop unrolling occurs until the loop terminates. If you know that your loop will execute more times than the limit allows and that your loop will terminate at some point, increase the value of this variable.

## hdlin\_xlrm\_resolve\_overloaded\_functions

Generates the FMR\_VHDL-048 error for the overloaded function of IEEE std\_logic\_1164 package.

#### **TYPE**

Boolean

## **DEFAULT**

"false"

### **DESCRIPTION**

The IEEE std\_logic\_1164 has overloaded functions for BIT\_VECTOR and STD\_LOGIC\_VECTOR. If a bit literal is passed as an argument to a function call, as the bit literal can be treated as both bit\_vector and std\_logic\_vector, the tool reports the VHDL\_ELAB-047error as per VHDL LRM. The value of bit\_literal can have only known values that expand to strings of 0 or 1. The two functions from the 1164 package will always return identical values for a bit\_literal argument. In such case this variable when set to true will enable the user to have a successful set top.

## **EXAMPLE**

constant abc : STD\_ULOGIC\_VECTOR(31 downto 0) := to\_stdulogicvector(X"00000000");

function "to stdulogicvector" matches functions:

function TO\_STDULOGICVECTOR (S:STD\_LOGIC\_VECTOR) return STD\_ULOGIC\_VECTOR function TO\_STDULOGICVECTOR (B:BIT\_VECTOR) return STD\_ULOGIC\_VECTOR

## **SEE ALSO**

FMR\_VHDL-047

impl 171

# impl

Indicates the current implementation design.

## **TYPE**

string

## **DEFAULT**

## **DESCRIPTION**

This variable is a read-only variable set by the application to indicate the current implementation design.

## **SEE ALSO**

ref(3)

# library\_assume\_pg\_pins

## **TYPE**

Boolean

## **DEFAULT**

"false"

## **DESCRIPTION**

This variable controls whether Formality creates one default power and one default ground PG pins for cells in non-PG pin libraries.

## **SEE ALSO**

library\_pg\_file\_pattern(3)

library\_interface\_only 173

# library\_interface\_only

Enables creation of a library cell(s) or technology design(s) consisting only of an interface.

## **TYPE**

String

#### **DEFAULT**

## **DESCRIPTION**

Use this variable to direct Formality's Verilog, VHDL and DB readers to produce interface-only library cells or technology designs. Resulting designs consist only of the source design's specified port declarations. The remaining design internals are either not synthesized (in the case of Verilog or VHDL behavioral RTL) or discarded (for Verilog netlist and DB based designs).

Formality design readers compare the name of the design it is currently processing to the value of this variable. If a match is found, the design is converted to an interface-only design. Compare rules are based on TCL's glob-style pattern matching syntax.

To change the value of this variable,

set library\_interface\_only "value"

where value is in TCL glob-style pattern matching form.

## **SEE ALSO**

hdlin\_interface\_only(3)

library\_pg\_file\_pattern 174

# library\_pg\_file\_pattern

#### **TYPE**

String

#### **DEFAULT**

1111

## **DESCRIPTION**

This variable is used to locate the PG Tcl side file for library PG conversion. By default, the variable is set to "", which means that there is no PG Tcl file unless specified.

String substituion can also be used for finding PG Tcl side file: \_\_DIR\_\_ : Path to .db directory \_\_FILE\_\_: Leaf file name for .db

There can be one Tcl file for all DBs, one Tcl file per DB, or one Tcl file for a group of DBs.

#### Examples:

- 1. One Tcl for all DBs:
- a. At the current directory set library\_pg\_file\_pattern "libpg\_sidefile.pg"
- b. At different location set library\_pg\_file\_pattern "/my\_dir/libpg\_sidefile.pg"
- 2. One Tcl per DB:
- a. At the same location as original DB files set library\_pg\_file\_pattern "\_\_DIR\_\_/\_\_FILE\_\_.pg"
- b. At some directory called "pg\_sidefiles" under the same dir as original DB set library\_pg\_file\_pattern "\_\_DIR\_\_/pg\_sidefiles/\_\_FILE\_\_.pg"
- c. At a different location called "my\_dir" set library\_pg\_file\_pattern "/my\_dir/\_\_DIR\_\_/\_\_FILE\_\_.pg"

library pg\_file\_pattern 175

- 3. One Tcl for a group of DBs:
- a. At the same location as DB files set library\_pg\_file\_pattern "\_\_DIR\_\_/libpg\_sidefile.pg"

This variable must be set before loading the library. Otherwise, it will be ignored.

## **SEE ALSO**

library\_assume\_pg\_pins(3)

message\_level\_mode 176

## message\_level\_mode

Sets the message severity threshold that Formality uses during verification.

#### **TYPE**

string

#### **DEFAULT**

"info"

## **DESCRIPTION**

Use this variable to set the message severity threshold that Formality uses during verification.

Formality issues four types of messages; three of which leave the tool running, and one (fatal) that causes it to exit. The three types of nonfatal messages are errors, warnings, and informational notes.

- \* Errors occur when Formality cannot continue processing the current command.
- \* Warnings occur when Formality encounters a possible error situation.
- \* Notes are informational text alerting you to verification progress.

By default, Formality issues all three nonfatal messages during verification. However, you can establish a lower-level severity message threshold by using the **message\_level\_mode** variable. Setting the threshold to a particular level causes Formality to limit messages to that level and higher.

To change the value of this variable, enter **set message\_level\_mode** "value", where "value" is one of the following: "error", "warning", or "info".

- \* "error" Causes Formality to return error-level messages only. With this setting, Formality does not return warning or informational messages.
- \* "warning" Causes Formality to return warning and error-level messages only. With this setting,

message level mode 1777

Formality does not return informational messages.

\* "info" - Causes Formality to return informational, warning, and error-level messages (all types of Formality messages). This is the default setting.

## **SEE ALSO**

message\_level

# message\_x\_source\_reporting

Enables reporting of X sources in the design.

#### **TYPE**

boolean

## **DEFAULT**

"false"

## **DESCRIPTION**

Use this variable to enable X source reporting. Reporting is performed during matching and details are printed to formality.log file.

Following are considered as X sources:

- \* a DC cell output whose DC input is not constant0
- \* Un-driven nets/pins (depending on the setting of TCL variable verification\_set\_undriven\_signals)
- \* constant-X SEQs
- \* Multiply driven, non-constant nets

To change the value of this variable, enter **set message\_x\_source\_reporting** "value", where "value" is one of the following: "true" or "false".

verification\_set\_undriven\_signals(3)

# mw\_logic0\_net

Specifies the name of the Milkyway ground net.

## **TYPE**

string

# **DEFAULT**

"VSS"

# **DESCRIPTION**

Use this variable to specify the name of the Milkyway ground net. The default name is "VSS".

To change the value of this variable, enter **set mw\_logic0\_net** "name".

# **SEE ALSO**

mw\_logic1\_net(3)

mw\_logic1\_net 181

# mw\_logic1\_net

Specifies the name of the Milkyway power net.

## **TYPE**

string

# **DEFAULT**

"VDD"

# **DESCRIPTION**

Use this variable to specify the name of the Milkyway power net. The default name is "VDD".

To change the value of this variable, enter **set mw\_logic1\_net** "name".

# **SEE ALSO**

mw\_logic0\_net(3)

name\_match 182

# name\_match

Specifies whether compare point matching uses object names, or relies solely on function and topology to match compare points.

#### **TYPE**

string

## **DEFAULT**

"all"

# **DESCRIPTION**

Use this variable to control whether compare point matching uses object names, or relies solely on function and topology to match compare points.

To change the value of this variable, enter **set name\_match** "value", where value may be "all", "none", "port", or "cell".

- \* "all" enables all name-based matching (the default)
- \* "none" enables name-based matching of primary input ports, but not primary outputs, registers or black-box inputs
- \* "port" enables name-based matching of all primary ports, but not registers or black-box inputs
- \* "cell" enables name-based matching of registers and other cells, but not primary ports

name match 183

# name\_match\_allow\_subset\_match

Specifies whether and which name subset(token)-based name matching methods to use.

#### **TYPE**

string

#### **DEFAULT**

"strict"

### **DESCRIPTION**

Use this variable to specify whether and which name subset(token)-based name matching methods to use: "strict", "any", or "none". A token is a sequence of all alphabetic or all numeric characters, delimited by filter characters. In the name abc/d1/e[\*2\*] the tokens are abc, d, 1, e, 2.

Standard default filter-based matching ignores delimiter characters, as long as doing so does not create name collisions, for example, a/b/c matches  $a\sim b\sim !@\#c$ .

"Strict" subset matching further ignores tokens that appear in at least 90% of all names of a given type of object, as long as doing so does not create name collisions, for example, given

data[0] data[1] data[2] data[3] data[4] bus[0] bus[1] bus[2] bus[3] bus[4]

versus

data\_reg[0] data\_reg[1] data\_reg[2] data\_reg[3] data\_reg[4] bus\_reg[0] bus\_reg[1] bus\_reg[2] bus\_reg[3] bus\_reg[4]

"strict" subset matching will ignore the token "reg", matching data[\*] to data\_reg[\*] and bus[\*] to bus\_reg[\*].

"Any" subset matching tries to choose the best match among multiple candidates. It ignores the same

tokens that "strict" matching ignores. A match is a candidate if there is at least one matching token between the two names, and either all of the unignored tokens in one of the names is matched, or at least 2/3 of the unignored tokens in both names are matched, or at least 1/2 of the unignored tokens in both names are matched and there is no unmatched numeric token in either name. Which candidate is considered best depends on the number of matched vs unmatched tokens, and whether any numeric tokens are unmatched, and if they are where they appear in the name.

If subset matching is "strict", it is applied before signature analysis.

If subset matching is "any", then "strict" subset matching is applied before signature analysis and "any" subset matching is applied to points remaining unmatched after signature analysis.

To change the value of this variable, enter **set name\_match\_allow\_subset\_match** "value", where value may be "strict", "any", or "none".

### **SEE ALSO**

name\_match\_use\_filter(3)
name\_match\_filter\_chars(3)
signature\_analysis\_allow\_subset\_match(3)

# name\_match\_based\_on\_nets

Specifies whether compare point matching will be based on net names.

# **TYPE**

string

# **DEFAULT**

"true"

# **DESCRIPTION**

Use this variable to control whether compare point matching will be based on net names.

To change the value of this variable, enter **set name\_match\_based\_on\_nets** "value", where value may be "true" or "false".

\* "true" - allows net name based compare point matching \* "false" - turns off net-name based compare point matching

# name\_match\_filter\_chars

Specifies the characters that should be ignored when the name matching filter is used.

#### **TYPE**

string

### **DEFAULT**

```
"'~!@#$%^&*()_-+=|\[]{}"""
```

#### DESCRIPTION

Use this variable to specify the characters that should be ignored when the name matching filter is used.

To change the value of this variable, enter **set name\_match\_filter\_chars** "value", where "value" may be a list of characters enclosed with braces, such as " ${/>*(}$ ". This will cause the characters "/", ">", "\*", and "(" to be ignored in all names.

Here are some examples:

```
fm_shell> set name_match_filter_chars \
"{$%^&*()_-+} $%^&*()_-+"

fm_shell> set name_match_filter_chars \
"{`~!@#$%^&* ()_-+=|\[]{}"':;?,./}`~!@#$%^&*\
()_-+=|\[]{}"':;?,./"

fm_shell> set name_match_filter_chars \
"{`~!@#$%^&*()_-+=|\[]{}"':;?,./ab}\
`~!@#$%^&*()_-+=|\[]{}"':;?,./ab"
```

Consider the last example; within the braces we have all the characters from the previous value and the characters "ab". Another way, for this same effect, is by using Tcl commands to append the additional characters you wish to add to the current value of the variable. The following examples illustrate how:

```
fm_shell> append name_match_filter_chars \
"ab" "`~!@#$%^&*()_-+=|\[]{}"':;?,./ab"

fm_shell> exp = cdefgh
Information: Defining new variable "exp". (CMD-041)
cdefgh

fm_shell> append name_match_filter_chars \
$exp "`~!@#$%^&*()_-+=|\[]{}"':;?,./abcdefgh"
```

# name\_match\_flattened\_hierarchy\_separator\_st

Specifies the separator used in pathnames Formality creates when it flattens a design during hierarchical verification.

#### **TYPE**

string

#### **DEFAULT**

"/"

## **DESCRIPTION**

You can use this variable to specify the character Formality uses when creating flattened pathnames during hierarchical verification. During hierarchical verification, Formality flattens hierarchical blocks that fail verification in their isolated context. In doing so, Formality needs to create fully-flattened pathnames that represent design objects. The default character Formality uses as a separating character is the backslash "/". You can redefine the separator by supplying any single character as the separator style. For information about flattening of designs during hierarchical verification, refer to "Hierarchical Verification" in the user guide.

To change the value of this variable, enter **set name\_match\_flattened\_hierarchy\_separator\_style** "value", where value should be one character only.

# name\_match\_multibit\_register\_reverse\_order

Reverses the bit order of the bits of a multibit register.

#### **TYPE**

string

#### **DEFAULT**

"false"

#### DESCRIPTION

Use this variable to reverse the bit order of the bits of a multibit register. By default, Formality will automatically match multibit registers to their corresponding single bit counterparts based on their name and bit order. If the bit order has been changed after synthesis, you must set this variable to "true".

To change the value of this variable, enter **set name\_match\_multibit\_register\_reverse\_order** "value", where value is "true" or "false".

- \* "true" Reverse the order of the bits of multibit registers.
- \* "false" Don't reverse the order of the bits of multibit registers (default).

#### **SEE ALSO**

name\_match\_net 191

# name\_match\_net

Specifies whether name matching attempts to match reference nets to implementation nets.

#### **TYPE**

string

#### **DEFAULT**

"false"

### **DESCRIPTION**

Use this variable to control whether name matching attempts to match previously unmatched reference nets to implementation nets. Such matches identify potential cut-points and may improve verification performance.

By default, name matching does not attempt match previously unmatched reference nets to implementation nets. To force name matching to attempt to match previously unmatched reference nets to implementation nets, set this variable to "true".

To change the value of this variable, enter **set name\_match\_net** value, where value is "true" or "false".

## **SEE ALSO**

name\_match(3)
name\_match\_based\_on\_nets(3)
name\_match\_filter\_chars(3)
name\_match\_pin\_net(3)

name\_match\_net 192

name\_match\_use\_filter(3)
signature\_analysis\_match\_net(3)

name\_match\_pin\_net 193

# name\_match\_pin\_net

Specifies whether name matching attempts to match hierarchical pins to nets.

#### **TYPE**

string

#### **DEFAULT**

"false"

### **DESCRIPTION**

Use this variable to control whether name matching attempts to match previously unmatched hierarchical pins in one design to nets in the other design. Such matches identify potential cut-points and may improve verification performance.

By default, name matching does not attempt to match previously unmatched hierarchical pins to nets. To force name matching to attempt to match previously unmatched hierarchical pins to nets, set this variable to "true".

To change the value of this variable, enter **set name\_match\_pin\_net** value, where value is "true" or "false".

## **SEE ALSO**

name\_match(3)
name\_match\_based\_on\_nets(3)
name\_match\_filter\_chars(3)

name\_match\_pin\_net 194

name\_match\_net(3)
name\_match\_use\_filter(3)
signature\_analysis\_match\_pin\_net(3)

name\_match\_use\_filter

# name\_match\_use\_filter

Specifies whether the built-in name matching filter should be used.

#### **TYPE**

boolean

#### **DEFAULT**

"true"

## **DESCRIPTION**

Use this variable to specify whether the built-in name matching filter should be used. Here are the filter rules for matching:

- 1. All characters in the ignore list are replaced by an "\_".
- 2. If the ignored character is the first or the last character, then it is not replaced by "\_", but discarded completely.
- 3. Digits are separated from characters with a "\_". For example, "bar2" is translated to "bar\_2".
- 4. If two strings in the same design are translated or normalized to the same string, then neither string is matched by name matching.

For information on ignored characters, refer to the man page on name\_match\_filter\_chars.

To change the value of this variable, enter **set name\_match\_use\_filter** "value", where value is "true" or "false".

name\_match\_use\_filter 196

# **SEE ALSO**

name\_match\_filter\_chars(3)

orig\_impl 197

# orig\_impl

Indicates the current original implementation design.

## **TYPE**

string

# **DEFAULT**

# **DESCRIPTION**

This variable is a read-only variable set by the application to indicate the current original implementation design specified with the set\_orig\_implementation command.

# **SEE ALSO**

orig\_ref(3) eco\_ref(3)

eco\_impl(3)

orig\_ref 198

# orig\_ref

Indicates the current original reference design.

## **TYPE**

string

# **DEFAULT**

# **DESCRIPTION**

This variable is a read-only variable set by the application to indicate the current original reference design specified with the set\_original\_reference command.

# **SEE ALSO**

orig\_impl(3)
eco\_ref(3)

eco\_impl(3)

# port\_complement\_naming\_style

Defines the convention that synthesis uses to rename ports that were complemented.

#### **TYPE**

string

### **DEFAULT**

"%s\_BAR"

# **ENABLED SHELL MODES**

setup

#### DESCRIPTION

This variable defines the convention that synthesis uses to rename ports that were complemented. The variable string must either be the empty string or contain one occurrence of %s (percent s).

Formality will automatically match with inverted polarity a reference design port with the original name to an implementation design port that conforms to the specified naming style. For example with the default setting, reference port "foo" will be matched to implementation port "foo\_BAR" with inverted polarity.

Setting the variable to the empty string will disable this behavior.

# **SEE ALSO**

variable(3)

ref 201

# ref

Indicates the current reference design.

# **TYPE**

string

# **DEFAULT**

# **DESCRIPTION**

This variable is a read-only variable set by the application to indicate the current reference design.

# **SEE ALSO**

impl(3)

# schematic\_expand\_logic\_cone

Specifies whether the schematic view of the logic cone displays the internals of techlib cells and DesignWare components.

#### **TYPE**

string

#### **DEFAULT**

"auto"

#### **DESCRIPTION**

Use this variable to control whether the internals of techlib cells and DesignWare components are displayed in subsequently generated logic cones.

The schematic view of the logic cone normally hides the internals of most techlib cells and DesignWare components to reduce clutter and make the schematics easier to read. By default, techlib cells containing multiple sequential elements, feedback loops or additional logic that could modify the output value are automatically expanded by default.

To change the value of this variable, enter **set schematic\_expand\_logic\_cone** "value", where value is "true", "auto" or "false".

Setting the value to "false" will prevent techlib cells from being expanded. Note that not expanding the cells can cause duplicate entries and conflicting logic values to be displayed in the pattern view.

Setting the value to "true" will cause all techlib cells to be expanded. Note that only the internal elements that are part of the cone of logic are displayed.

To determine the value of this variable, enter **printvar schematic\_expand\_logic\_cone**".

# **SEE ALSO**

search\_path 204

# search\_path

Specifies directories searched for design and library files specified without directory names.

#### **TYPE**

string

## **DEFAULT**

п п

### **DESCRIPTION**

Use this variable to specify directories searched for design and library files specified without directory names. This variable is a list of directory names and is usually set to a central library directory. Commands like **read\_db** depend heavily on **search\_path**.

It is possible to get the **source** command to search for scripts using **search\_path** by setting the **sh\_source\_uses\_search\_path** variable to "true".

To change the value of this variable, enter **set search\_path** "value", where value is a list of space separated directory names. By surrounding the path list with double quotation marks, the environment variables listed as part of a path are expanded.

## **SEE ALSO**

sh\_source\_uses\_search\_path(3)
source(2)

# sh\_allow\_tcl\_with\_set\_app\_var

Allows the **set\_app\_var** and **get\_app\_var** commands to work with application variables.

#### **TYPE**

string

# **DEFAULT**

application specific

## **DESCRIPTION**

Normally the **get\_app\_var** and **set\_app\_var** commands only work for variables that have been registered as application variables. Setting this variable to **true** allows these commands to set a Tcl global variable instead.

These commands issue a CMD-104 error message for the Tcl global variable, unless the variable name is included in the list specified by the **sh\_allow\_tcl\_with\_set\_app\_var\_no\_message\_list** variable.

```
get_app_var(2)
set_app_var(2)
sh_allow_tcl_with_set_app_var_no_message_list(2)
```

# sh\_allow\_tcl\_with\_set\_app\_var\_no\_message\_l

Suppresses CMD-104 messages for variables in this list.

#### **TYPE**

string

# **DEFAULT**

application specific

# **DESCRIPTION**

This variable is consulted before printing the CMD-104 error message, if the **sh\_allow\_tcl\_with\_set\_app\_var** variable is set to **true**. All variables in this Tcl list receive no message.

# **SEE ALSO**

```
get_app_var(2)
set_app_var(2)
sh_allow_tcl_with_set_app_var(2)
```

sh\_arch 207

# sh\_arch

Indicates the current system architecture of the machine you are using.

#### **TYPE**

string

# **DEFAULT**

"sparcOS5"

# **DESCRIPTION**

This variable is a read-only variable set by the application to indicate the current system architecture of the machine you are using such as sparc, hpux, sparcOS5, and so on. The **sh\_arch** variable is a read-only variable.

# sh\_command\_abbrev\_mode

Sets the command abbreviation mode for interactive convenience.

#### **TYPE**

string

### **DEFAULT**

application specific

### **DESCRIPTION**

This variable sets the command abbreviation mode as an interactive convenience. Script files should not use any command or option abbreviation, because these files are then susceptible to command changes in subsequent versions of the application.

Although the default value is **Anywhere**, it is recommended that the site startup file for the application set this variable to **Command-Line-Only**. It is also possible to set the value to **None**, which disables abbreviations altogether.

To determine the current value of this variable, use the **get\_app\_var sh\_command\_abbrev\_mode** command.

```
sh_command_abbrev_options(3)
get_app_var(2)
set_app_var(2)
```

# sh\_command\_abbrev\_options

Turns off abbreviation of command dash option names when false.

#### **TYPE**

boolean

### **DEFAULT**

application specific

### **DESCRIPTION**

When command abbreviation is currently off (see sh\_command\_abbrev\_mode) then setting this variable to false will also not allow abbreviation of command dash options. This variable also impacts abbreviation of the values specified to command options that expect values to be one of an allowed list of values.

This variable exists to be backward compatible with previous tool releases which always allowed abbreviation of command dash options and option values regardless of the command abbreviation mode.

It is recommended to set the value of this variable to false.

To determine the current value of this variable, use the **get\_app\_var sh\_command\_abbrev\_options** command.

```
sh_command_abbrev_mode(3)
get_app_var(2)
set_app_var(2)
```

# sh\_command\_log\_file

Specifies the name of the file to which the application logs the commands you executed during the session.

#### **TYPE**

string

#### **DEFAULT**

empty string

### **DESCRIPTION**

This variable specifies the name of the file to which the application logs the commands you run during the session. By default, the variable is set to an empty string, indicating that the application's default command log file name is to be be used. If a file named by the default command log file name cannot be opened (for example, if it has been set to read only access), then no logging occurs during the session.

This variable can be set at any time. If the value for the log file name is invalid, the variable is not set, and the current log file persists.

To determine the current value of this variable, use the **get\_app\_var sh\_command\_log\_file** command.

## **SEE ALSO**

get\_app\_var(2)
set\_app\_var(2)

sh\_continue\_on\_error 212

# sh\_continue\_on\_error

Allows script processing to continue when errors occur.

#### **TYPE**

string

# **DEFAULT**

"false"

## **DESCRIPTION**

Use this variable to determine whether script processing can continue when errors occur. Under normal circumstances, when executing a script with source, an error causes the script processing to terminate.

Setting **sh\_continue\_on\_error** to "true" allows processing to continue when errors occur. By default, this variable is set to false.

To change the value of this variable, enter **set sh\_continue\_on\_error** "value", where value is "false" or "true".

# **SEE ALSO**

sh\_deprecated\_is\_error 213

# sh\_deprecated\_is\_error

Raise a Tcl error when a deprecated command is executed.

## **TYPE**

Boolean

# **DEFAULT**

application specific

# **DESCRIPTION**

When set this variable causes a Tcl error to be raised when an deprecated command is executed. Normally only a warning message is issued.

# **SEE ALSO**

get\_app\_var(2)
set\_app\_var(2)

sh\_dev\_null 214

# sh\_dev\_null

Indicates the current null device.

## **TYPE**

string

# **DEFAULT**

platform dependent

# **DESCRIPTION**

This variable is set by the application to indicate the current null device. For example, on UNIX machines, the variable is set to /dev/null. This variable is read-only.

# **SEE ALSO**

get\_app\_var(2)

sh\_enable\_line\_editing 215

# sh\_enable\_line\_editing

Enables the command line editing capabilities in Formality.

#### **TYPE**

Boolean

### **DEFAULT**

"true"

## **DESCRIPTION**

If set to "true" it enables advanced unix like shell capabilities.

This variable needs to be set in .synopsys\_fm.setup file to take effect.

#### **Key Bindings**

The **list\_key\_bindings** command displays current key bindings and the edit mode. To change the edit mode, variable **sh\_line\_editing\_mode** can be set in either the .synopsys\_fm.setup file or directly in the shell.

#### **Command Completion**

The editor will be able to complete commands, options, variables and files given a unique abbreviation. User need to type part of a word and hit the tab key to get the complete command, variable or file. For command options, users need to type '-' and hit tab key to get the options list.

If no match is found, the terminal bell rings. If the word is already complete a space is added to the end, if it isn't already there, to speed typing and provide a visual indicator of successful completion. Completed text pushes the rest of the line to the right. If there are multiple matches then all the matching commands/options/files or variables are autolisted.

sh enable line editing 216

Completion works in following context sensitive way :-

The first token of a command line : completes commands

Token that begins with "-" after a command : completes command arguments

After a ">", "|" or a "sh" command : completes filenames

After a set, unset or printvar command: completes the variables

After '\$' symbol : completes the variables

After the help command: completes command

After the man command: completes commands or variables

Any token which is not the first token and doesn't match any of the above rules : completes filenames

## **SEE ALSO**

sh\_line\_editing\_mode(3)
list\_key\_bindings(2)

sh\_enable\_page\_mode 217

# sh\_enable\_page\_mode

Specifies how long reports are displayed.

## **TYPE**

string

## **DEFAULT**

"false"

## **DESCRIPTION**

Use this variable to indicate how long reports display.

When "true", long reports are displayed one page at a time (similar to the UNIX more command).

To change the value of this variable, enter **set sh\_enable\_page\_mode** value, where value is "false" or "true".

# **SEE ALSO**

# sh\_enable\_stdout\_redirect

Allows the redirect command to capture output to the Tcl stdout channel.

#### **TYPE**

Boolean

## **DEFAULT**

application specific

## **DESCRIPTION**

When set to **true**, this variable allows the redirect command to capture output sent to the Tcl stdout channel. By default, the Tcl **puts** command sends its output to the stdout channel.

# **SEE ALSO**

get\_app\_var(2)
set\_app\_var(2)

# sh\_help\_shows\_group\_overview

Changes the behavior of the "help" command.

#### **TYPE**

string

## **DEFAULT**

application specific

# **DESCRIPTION**

This variable changes the behavior of the **help** command when no arguments are specified to help. Normally when no arguments are specified an informational message with a list of available command groups is displayed.

When this variable is set to false the command groups and the commands in each group is printed instead. This variable exists for backward compatibility.

## **SEE ALSO**

help(2)
set\_app\_var(2)

sh\_line\_editing\_mode 220

# sh\_line\_editing\_mode

Enables vi or emacs editing mode in Formality shell.

#### **TYPE**

String

## **DEFAULT**

"emacs"

### **DESCRIPTION**

This variable can be used to set the command line editor mode to either "vi" or "emacs". Valid values are "emacs" or "vi".

Use **list\_key\_bindings** command to display the current key bindings and edit mode.

This variable can be set in the either .synopsys\_fm.setup file or directly in the shell. The **sh\_enable\_line\_editing** variable must be set to "true".

# **SEE ALSO**

sh\_enable\_line\_editing(3)
list\_key\_bindings(2)

sh\_man\_browser\_mode 221

# sh\_man\_browser\_mode

Controls whether man pages are displayed in a Web browser window or in the shell transcript window.

#### **TYPE**

string

### **DEFAULT**

"gui"

### **DESCRIPTION**

This variable specifies when the man pages are displayed in a Web browser or in the shell transcript window.

Specify one of the following values

- gui to display the man page in a Web browser window when the GUI is open.
- shell to display the man page in a Web browser window when the GUI is closed.
- **both** to always display the man page Web browser window irrespective of whether the GUI is open or closed.
- **none** to display the man page in the shell transcript window irrespective of whether the GUI is open or closed.

#### **SEE ALSO**

sh man browser mode 222

man(2)

sh\_obsolete\_is\_error 223

# sh\_obsolete\_is\_error

Raise a Tcl error when an obsolete command is executed.

### **TYPE**

Boolean

## **DEFAULT**

application specific

# **DESCRIPTION**

When set this variable causes a Tcl error to be raised when an obsolete command is executed. Normally only a warning message is issued.

Obsolete commands have no effect.

# **SEE ALSO**

get\_app\_var(2)
set\_app\_var(2)

sh\_product\_version 224

# sh\_product\_version

Indicates the version of the application currently running.

### **TYPE**

string

## **DEFAULT**

11 11

## **DESCRIPTION**

This variable is a read-only variable set by the application to indicate the version of the application currently running.

# **SEE ALSO**

sh\_script\_stop\_severity 225

# sh\_script\_stop\_severity

Indicates the error message severity level that would cause a script to stop running before it completes.

#### **TYPE**

string

### **DEFAULT**

application specific

#### **DESCRIPTION**

When a script is run with the **source** command, there are several ways to get it to stop running before it completes. One is to use the **sh\_script\_stop\_severity** variable. This variable can be set to **none**, **W**, or **E**.

- When set to **E**, the generation of one or more error messages by a command causes a script to stop.
- When set to **W**, the generation of one or more warning or error messages causes a script to stop.
- When set to **none**, the generation messages does not cause the script to stop.

Note that **sh\_script\_stop\_severity** is ignored if **sh\_continue\_on\_error** is set to **true**.

To determine the current value of this variable, use the **get\_app\_var sh\_script\_stop\_severity** command.

sh\_script\_stop\_severity 226

# **SEE ALSO**

```
get_app_var(2)
set_app_var(2)
source(2)
sh_continue_on_error(3)
```

# sh\_source\_emits\_line\_numbers

Indicates the error message severity level that causes an informational message to be issued, listing the script name and line number where that message occurred.

#### **TYPE**

string

#### **DEFAULT**

application specific

#### DESCRIPTION

When a script is executed with the **source** command, error and warning messages can be emitted from any command within the script. Using the **sh\_source\_emits\_line\_numbers** variable, you can help isolate where errors and warnings are occurring.

This variable can be set to **none**, **W**, or **E**.

- When set to **E**, the generation of one or more error messages by a command causes a CMD-082 informational message to be issued when the command completes, giving the name of the script and the line number of the command.
- When set to **W**, the generation of one or more warning or error messages causes a the CMD-082 message.

The setting of **sh\_script\_stop\_severity** affects the output of the CMD-082 message. If the setting of **sh\_script\_stop\_severity** causes a CMD-081 message, then it takes precedence over CMD-082.

To determine the current value of this variable, use the **get\_app\_var sh\_source\_emits\_line\_numbers** command.

# **SEE ALSO**

```
get_app_var(2)
set_app_var(2)
source(2)
sh_continue_on_error(3)
sh_script_stop_severity(3)
CMD-081(n)
CMD-082(n)
```

sh\_source\_logging 229

# sh\_source\_logging

Indicates if individual commands from a sourced script should be logged to the command log file.

#### **TYPE**

Boolean

## **DEFAULT**

application specific

## **DESCRIPTION**

When you source a script, the **source** command is echoed to the command log file. By default, each command in the script is logged to the command log file as a comment. You can disable this logging by setting **sh\_source\_logging** to **false**.

To determine the current value of this variable, use the **get\_app\_var sh\_source\_logging** command.

# **SEE ALSO**

get\_app\_var(2)
set\_app\_var(2)
source(2)

# sh\_source\_uses\_search\_path

Causes the source command to use the search\_path variable to search for files.

#### **TYPE**

string

### **DEFAULT**

"false"

### **DESCRIPTION**

Use this variable to cause the **sourc** command to use the **search\_path** variable when searching for files.

By default, the **source** command considers its file argument literally. By setting **sh\_source\_uses\_search\_path** to "true", the source command uses the **search\_path** variable to search for files.

To change the value of this variable, enter **set sh\_source\_uses\_search\_path** value, where value is "false" or "true".

### **SEE ALSO**

search\_path(3)
source(2)

sh\_tcllib\_app\_dimame 231

# sh\_tcllib\_app\_dirname

Indicates the name of a directory where application-specific Tcl files are found.

### **TYPE**

string

## **DESCRIPTION**

The **sh\_tcllib\_app\_dirname** variable is set by the application to indicate the directory where application-specific Tcl files and packages are found. This is a read-only variable.

## **SEE ALSO**

get\_app\_var(2)

sh\_user\_man\_path 232

# sh\_user\_man\_path

Indicates a directory root where you can store man pages for display with the **man** command.

#### **TYPE**

list

#### **DEFAULT**

empty list

#### DESCRIPTION

The **sh\_user\_man\_path** variable is used to indicate a directory root where you can store man pages for display with the **man** command. The directory structure must start with a directory named *man*. Below *man* are directories named *cat1*, *cat2*, *cat3*, and so on. The **man** command will look in these directories for files named *file.1*, *file.2*, and *file.3*, respectively. These are pre-formatted files. It is up to you to format the files. The **man** command effectively just types the file.

These man pages could be for your Tcl procedures. The combination of defining help for your Tcl procedures with the **define\_proc\_attributes** command, and keeping a manual page for the same procedures allows you to fully document your application extensions.

The **man** command will look in **sh\_user\_man\_path** after first looking in application-defined paths. The user-defined paths are consulted only if no matches are found in the application-defined paths.

To determine the current value of this variable, use the **get\_app\_var sh\_user\_man\_path** command.

#### **SEE ALSO**

sh user man path 233

```
define_proc_attributes(2)
get_app_var(2)
man(2)
set_app_var(2)
```

# signature\_analysis\_allow\_net\_match

Specifies whether signature analysis utilizes net-based matching methods

#### **TYPE**

string

#### **DEFAULT**

"false"

#### **DESCRIPTION**

Use this variable to control whether signature analysis utilizes net-based matching methods.

By default, signature analysis does not utilize net-based matching methods. To force signature analysis to utilize net-based matching methods, set this variable to "true".

To change the value of this variable, enter **set fBsignature\_analysis\_allow\_net\_match** value, where value is "true" or "false".

# **SEE ALSO**

name\_match\_based\_on\_nets(3)
name\_match\_allow\_subset\_match(3)
signature\_analysis\_allow\_subset\_match(3)
signature\_analysis\_match\_primary\_input(3)
signature\_analysis\_match\_primary\_output(3)

# signature\_analysis\_allow\_subset\_match

Specifies whether signature analysis utilizes subset matching methods

#### **TYPE**

string

#### **DEFAULT**

"true"

#### **DESCRIPTION**

Use this variable to control whether signature analysis utilizes subset matching methods.

By default, signature analysis utilizes subset matching methods. To force signature analysis to not utilize subset matching methods, set this variable to "false".

To change the value of this variable, enter **set fBsignature\_analysis\_allow\_subset\_match** value, where value is "true" or "false".

## **SEE ALSO**

name\_match\_allow\_subset\_match(3)
name\_match\_based\_on\_nets(3)
signature\_analysis\_allow\_net\_match(3)
signature\_analysis\_match\_primary\_input(3)
signature\_analysis\_match\_primary\_output(3)

# signature\_analysis\_match\_blackbox\_input

Specifies whether signature analysis attempts to match previously unmatched black box inputs

### **TYPE**

string

#### **DEFAULT**

"true"

#### **DESCRIPTION**

Use this variable to control whether signature analysis attempts to match previously unmatched black box inputs.

By default, signature analysis attempts to match previously unmatched black box inputs. To force signature analysis to not attempt to match black box inputs, set this variable to "false".

To change the value of this variable, enter **set signature\_analysis\_match\_blackbox\_input** value, where value is "true" or "false".

### **SEE ALSO**

signature\_analysis\_match\_blackbox\_output(3) signature\_analysis\_match\_primary\_input(3) signature\_analysis\_match\_primary\_output(3)

# signature\_analysis\_match\_blackbox\_output

Specifies whether signature analysis attempts to match previously unmatched black box outputs

### **TYPE**

string

#### **DEFAULT**

"true"

#### **DESCRIPTION**

Use this variable to control whether signature analysis attempts to match previously unmatched black box outputs.

By default, signature analysis attempts to match previously unmatched black box outputs. To force signature analysis to not attempt to match black box outputs, set this variable to "false".

To change the value of this variable, enter **set signature\_analysis\_match\_blackbox\_output** *value*, where *value* is "true" or "false".

### **SEE ALSO**

signature\_analysis\_match\_blackbox\_input(3) signature\_analysis\_match\_primary\_input(3) signature\_analysis\_match\_primary\_output(3)

# signature\_analysis\_match\_compare\_points

Specifies whether signature analysis attempts to match compare points.

## **TYPE**

Boolean

### **DEFAULT**

"true"

#### DESCRIPTION

This variable controls whether signature analysis attempts to match the previously unmatched compare points.

By default, signature analysis attempts to match previously unmatched compare points. To prevent signature analysis from attempting to match the previously unmatched compare points, set this variable to **false**.

## **SEE ALSO**

signature\_analysis\_match\_datapath(3)
signature\_analysis\_match\_hierarchy(3)

# signature\_analysis\_match\_datapath

Specifies whether signature analysis attempts to match datapath blocks and their pins.

#### **TYPE**

Boolean

#### **DEFAULT**

"true"

#### **DESCRIPTION**

This variable controls whether signature analysis attempts to match previously unmatched datapath blocks and their pins.

By default, signature analysis attempts to match previously unmatched datapath blocks and their pins. To prevent signature analysis to match previously unmatched datapath blocks and their pins, set this variable to **false**.

If you set the **signature\_analysis\_match\_hierarchy** variable to **true**, signature analysis is used to match previously unmatched datapath blocks and their pins independent of the **value** of the **signature\_analysis\_match\_datapath** variable .

#### **SEE ALSO**

signature\_analysis\_match\_compare\_points(3) signature\_analysis\_match\_hierarchy(3)

# signature\_analysis\_match\_hierarchy

Specifies whether signature analysis attempts to match hierarchical blocks and their pins.

#### **TYPE**

Boolean

#### **DEFAULT**

"true"

### **DESCRIPTION**

This variable controls whether signature analysis attempts to match the previously unmatched hierarchical blocks and their pins.

By default, signature analysis attempts to match previously unmatched hierarchical blocks and their pins. To prevent signature analysis from attempting to match the previously unmatched hierarchical blocks and their pins, set this variable to **false**.

When the **signature\_analysis\_match\_hierarchy** variable is set to **false**, signature analysis might still be used to match previously unmatched datapath blocks and their pins if the **signature\_analysis\_match\_datapath** variable is set to **true**.

When the **signature\_analysis\_match\_hierarchy** variable is set to **true**, signature analysis matches previously unmatched datapath blocks and their pins irrespective of the value of the **signature\_analysis\_match\_datapath** variable.

### **SEE ALSO**

signature\_analysis\_match\_compare\_points(3) signature\_analysis\_match\_datapath(3)

# signature\_analysis\_match\_net

Specifies whether signature analysis attempts to match reference nets to implementation nets.

## **TYPE**

Boolean

#### **DEFAULT**

true

#### DESCRIPTION

This variable controls whether signature analysis attempts to match previously unmatched reference nets to implementation nets. Such matches identify potential cutpoints and may improve the verification performance.

By default, signature analysis attempts to match previously unmatched reference nets to implementation nets. To prevent signature analysis from attempting to match previously unmatched reference nets to implementation nets, set this variable to **false**.

# **SEE ALSO**

signature\_analysis\_match\_compare\_points(3) signature\_analysis\_match\_datapath(3) signature\_analysis\_match\_hierarchy(3) signature\_analysis\_match\_pin\_net(3) name\_match\_net(3)

# signature\_analysis\_match\_pin\_net

Specifies whether signature analysis attempts to match hierarchical pins to nets.

#### **TYPE**

Boolean

### **DEFAULT**

true

#### **DESCRIPTION**

This variable controls whether signature analysis attempts to match previously unmatched hierarchical pins in one design to nets in the other design. Such matches identify potential cutpoints and might improve verification performance.

By default, signature analysis attempts to match previously unmatched hierarchical pins to nets. To prevent signature analysis from attempting to match previously unmatched hierarchical pins to nets, set this variable to **false**.

# **SEE ALSO**

signature\_analysis\_match\_compare\_points(3) signature\_analysis\_match\_datapath(3) signature\_analysis\_match\_hierarchy(3) signature\_analysis\_match\_net(3) name\_match\_pin\_net(3)

# signature\_analysis\_match\_primary\_input

Specifies whether signature analysis attempts to match previously unmatched primary inputs

#### **TYPE**

string

### **DEFAULT**

"true"

### **DESCRIPTION**

Use this variable to control whether signature analysis attempts to match previously unmatched primary inputs.

By default, signature analysis attempts to match previously unmatched primary inputs. To force signature analysis to not attempt to match primary inputs, set this variable to "false".

To change the value of this variable, enter **set signature\_analysis\_match\_primary\_input** value, where value is "true" or "false".

### **SEE ALSO**

signature\_analysis\_match\_primary\_output(3)

# signature\_analysis\_match\_primary\_output

Specifies whether signature analysis attempts to match previously unmatched primary outputs

#### **TYPE**

string

### **DEFAULT**

"false"

#### DESCRIPTION

Use this variable to control whether signature analysis attempts to match previously unmatched primary outputs.

By default, signature analysis attempts to match previously unmatched primary outputs. To force signature analysis to not attempt to match primary outputs, set this variable to "false".

To change the value of this variable, enter **set signature\_analysis\_match\_primary\_output** value, where value is "true" or "false".

### **SEE ALSO**

signature\_analysis\_match\_primary\_input(3)

svf checkpoint 246

# svf\_checkpoint

Enables processing of SVF guide\_checkpoint commands.

#### **TYPE**

boolean

## **DEFAULT**

"true"

## **DESCRIPTION**

Use this variable to enable or disable processing of any guide\_checkpoint commands. values are "true", "false", 0, 1.

# **SEE ALSO**

svf\_checkpoint\_save\_session, and svf\_checkpoint\_stop\_when\_rejected

# svf\_checkpoint\_save\_session

Controls when session files capturing checkpoint verifications are generated.

#### **TYPE**

string: Values "not\_passed", "failed", "inconclusive", "all", "none"

### **DEFAULT**

"not\_passed"

#### **DESCRIPTION**

Generates a session file of the checkpoint verification. The session file is saved in  $./fm\_checkpoint\_sessions[<n>]/checkpoint\_<checkpoint\_id>.fss$ . To change the control of when session files are saved , enter **set svf\\_checkpoint\\_save\\_session** value, where value is one of the following: "not\_passed", "failed", "inconclusive", "all" or "none".

- \* "not\_passed" save session file if result of checkpoint verification is anything but successful
- \* "failed" save session file only if result of checkpoint verification is failed
- \* "inconclusive" save session file only if result of checkpoint verification is inconclusive
- \* "all" save session file regardless of checkpoint verification result
- \* "none" do not save checkpoint verification session file

#### SEE ALSO

 $svf\_checkpoint, svf\_checkpoint\_stop\_when\_rejected$ 

# svf\_checkpoint\_stop\_when\_rejected

Enables early termination of svf processing as soon as a guide\_checkpoint command is rejected.

#### **TYPE**

boolean

### **DEFAULT**

"false"

### **DESCRIPTION**

When enabled, svf processing will stop and return to setup mode when a guide\_checkpoint is rejected. The reference design will have partially applied SVF. Retyping match or verify will cause the run to continue processing svf from where it left off. values are "true", "false", 0, 1.

### **SEE ALSO**

svf\_checkpoint, svf\_checkpoint\_save\_session

svf datapath 250

# svf\_datapath

#### **TYPE**

boolean

#### **DEFAULT**

"true"

## **DESCRIPTION**

This variable controls whether Formality will process all **guide\_transformation** commands found in the user specified SVF file. A value of "true" indicates to Formality that **guide\_transformation** commands should be accepted. A value of "false" indicates that **guide\_transformation** commands will not be processed. No guide commands other than **guide\_transformation** commands are affected.

Note that the Presto reader in Design Compiler must be used in order for this Enhanced Datapath flow to work properly. For VHDL, the following two variables must be set to "true" in your Formality run to ensure compatibility with Presto:

```
set hdlin_vhdl_presto_naming true
set hdlin_vhdl_presto_shift_div true
```

## **SEE ALSO**

guide\_transformation(2)
hdlin\_vhdl\_presto\_naming(3)
hdlin\_vhdl\_presto\_shift\_div(3)
set\_svf(2)

# svf\_ignore\_unqualified\_fsm\_information

Specifies to ignore or not ignore the **guide\_fsm\_reencoding** command in SVF files.

## **TYPE**

boolean

#### **DEFAULT**

"true"

#### **DESCRIPTION**

Use this variable to ignore or not ignore the **guide\_fsm\_reencoding** command in SVF files.

To change the value of this variable, enter **set svf\_ignore\_unqualified\_fsm\_information** "value", where value is "true" or "false".

Note: If you change the value of this variable, only SVF files you read in thereafter are affected by the change.

The **guide\_fsm\_reencoding** command includes unqualified information regarding the state optimization if some possible state encodings are not used. They will be treated as don't cares during optimization. State machines which use all possible state values will not be affected by this variable.

#### **SEE ALSO**

svf inv push 252

# svf\_inv\_push

### **TYPE**

boolean

### **DEFAULT**

"true"

## **DESCRIPTION**

This variable controls whether Formality will process all <code>guide\_inv\_push</code> commands found in the user specified SVF file. A value of "true" indicates to Formality that <code>guide\_inv\_push</code> commands will be processed. A value of "false" indicates that <code>guide\_inv\_push</code> commands will be ignored. Only <code>guide\_inv\_push</code> commands are affected by this variable.

# **SEE ALSO**

set\_svf(2)

svf\_port\_constant 253

# svf\_port\_constant

### **TYPE**

Boolean

### **DEFAULT**

"true"

## **DESCRIPTION**

This variable controls whether Formality will process all <code>guide\_port\_constant</code> commands found in the user specified automated setup file (SVF). A value of "true" indicates to Formality that <code>guide\_port\_constant</code> commands should be accepted. A value of "false" indicates that <code>guide\_port\_constant</code> commands will not be processed. No guide commands other than <code>guide\_port\_constant</code> commands are affected. Note that <code>synopsys\_auto\_setup</code> must also be "true" for <code>guide\_port\_constant</code> to be accepted.

## **SEE ALSO**

guide\_port\_constant(2)
set\_svf(2)
synopsys\_auto\_setup(3)

svf retiming 254

# svf\_retiming

### **TYPE**

boolean

### **DEFAULT**

"true"

## **DESCRIPTION**

This variable controls whether Formality will process all **guide\_retiming** commands found in the user specified SVF file. A value of "true" indicates to Formality that **guide\_retiming** commands will be processed. A value of "false" indicates that **guide\_retiming** commands will be ignored. Only **guide\_retiming** commands are affected by this variable.

If the **set\_parameters -retimed** command has been set on a design, then all **guide\_retiming** commands will be ignored regardless of how **svf\_retiming** is set.

# **SEE ALSO**

set\_svf(2)
set\_parameters(2)

svf scan 255

# svf\_scan

### **TYPE**

Boolean

### **DEFAULT**

"true"

## **DESCRIPTION**

This variable controls whether Formality will process all <code>guide\_scan\_input</code> commands found in the user specified SVF file. A value of "true" indicates to Formality that <code>guide\_scan\_input</code> commands should be accepted. A value of "false" indicates that <code>guide\_scan\_input</code> commands will not be processed. No guide commands other than <code>guide\_scan\_input</code> commands are affected. Note that <code>synopsys\_auto\_setup</code> must also be "true" for <code>guide\_scan\_input</code> to be accepted.

## **SEE ALSO**

guide\_scan\_input(2)
set\_svf(2)
synopsys\_auto\_setup(3)

svr\_keep\_supply\_nets 256

# svr\_keep\_supply\_nets

Enables the Verilog netlist reader to separate supply nets from logic nets.

### **TYPE**

Boolean

## **DEFAULT**

"true"

## **DESCRIPTION**

Use this variable to enable Formality's Verilog netlist reader to separate supply nets from logic nets. For example VDD and VSS could be separately handled by using this variable:

```
module test ( A, Y );
   input A;
   output Y;

supply1 vdd;
   supply0 vss;
   PVDD3P c0 ( .TAVDD(vdd) );
   AND2X2 c1 ( .A(A), .B(1'b1), .Y(Y) );
endmodule
```

# **SEE ALSO**

symbol\_library 257

# symbol\_library

Specifies the symbol .sdb libraries to use during schematic generation.

### **TYPE**

string

## **DEFAULT**

## **DESCRIPTION**

Use this variable to specify the .sdb library files to search for symbols during schematic generation. This variable is a list of full path names to .sdb library files.

Symbols are located by searching the library files specified by **symbol\_library** first, in the order they are listed, next in the library files residing in the directories of the associated design files.

### **SEE ALSO**

synopsys\_auto\_setup 258

# synopsys\_auto\_setup

Enables the Synopsys Auto Setup Mode.

### **TYPE**

Boolean

### **DEFAULT**

"false"

## **DESCRIPTION**

This variable enables the Synopsys Auto Setup Mode in Formality.

By default, the Synopsys auto setup mode sets the appropriate Formality commands and variables to account for external constraints and RTL interpretation considered by Synopsys implementation tools, such as Design Compiler. To use this mode, set the **synopsys\_auto\_setup** variable to **true** before running the **set\_syf** command.

When the **synopsys\_auto\_setup\_mode** variable is set to **true**, the following Formality variables are changed as shown:

- hdlin\_ignore\_embedded\_configuration = true
- hdlin\_ignore\_full\_case = false
- hdlin\_ignore\_parallel\_case = false
- signature\_analysis\_allow\_subset\_match = false
- **svf\_ignore\_unqualified\_fsm\_information** = false (only changed when there are **guide\_fsm\_reencoding** commands in the sutomated setup file for verification (SVF))
- upf\_assume\_related\_supply\_default\_primary = true

synopsys\_auto\_setup 259

- upf\_use\_additional\_db\_attributes = true
- verification\_set\_undriven\_signals = synthesis
- verification\_verify\_directly\_undriven\_output = false

In addition to above variables the value of mismatch\_message filter will be set to warn. You can override values of these variables after the **synopsys\_auto\_setup\_mode** variable is set.

If the **synopsys\_auto\_setup** variable is set to **true** and the **set\_svf** command is used to read in the automated setup file (SVF), the additional setup information (external constraints) is passed to Formality through the SVF file. The constraint actions include:

```
Enable guide_environment {{ clock_gating ... }}
  (set verification_clock_gate_hold_mode ...)
Enable guide_environment {{ hdlin_dyn_array_bnd_check ... }}
  (set hdlin_dyn_array_bnd_check ...)
Enable guide_environment {{ hdlin_optimize_enum_types ... }}
  (set hdlin_optimize_enum_types ...)
Enable guide_environment {{ hdlin_infer_enumerated_types ... }}
  (set hdlin_infer_enumerated_types ...)
Enable guide_port_constant
  (set_constant, for DC set_logic_one/zero/dc)
Enable guide_scan_input
  (set_constant on scan enable to disable scan)
Enable guide_set_rounding
  (set external and internal rounding positions on multipliers)
```

The summary is reported and included in the Formality transcript listing all the non-default variable settings and external constraint information passed using the automated setup file (SVF).

#### **EXAMPLES**

The following example shows how to enable the Synopsys auto setup mode.

```
fm_shell (setup) > set synopsys_auto_setup true
true
fm_shell (setup) > set_svf default.svf
SVF set to '/remote/miscll/userl/default.svf'.
```

The following example shows how to enable the Synopsys auto setup mode, and change the default for handling the undriven signals.

```
fm_shell (setup)> set synopsys_auto_setup true
true
fm_shell (setup)> set_svf default.svf
SVF set to '/remote/misc11/user1/default.svf'.
1
fm_shell (setup)> printvar verification_set_undriven_signals
verification_set_undriven_signals = "synthesis"
fm_shell (setup)> set verification_set_undriven_signals BINARY:X
BINARY:X
```

synopsys auto setup 260

### **SEE ALSO**

hdlin\_dyn\_array\_bnd\_check(3) set\_mismatch\_message\_filter(2) remove\_mismatch\_message\_filter(2) hdlin\_ignore\_embedded\_configuration(3) hdlin\_ignore\_full\_case(3) hdlin\_ignore\_parallel\_case(3) hdlin infer enumerated types(3) hdlin\_optimize\_enum\_types(3) set\_constant(2) signature\_analysis\_allow\_subset\_match(3) svf\_ignore\_unqualified\_fsm\_information(3) synopsys\_auto\_setup\_filter(3) upf assume related supply default primary(3) upf\_use\_additional\_db\_attributes(3) verification\_clock\_gate\_hold\_mode(3) verification\_set\_undriven\_signals(3) verification\_verify\_directly\_undriven\_output(3)

# synopsys\_auto\_setup\_filter

Enables selective control of the variables that are set by the **synopsys\_auto\_setup** variable.

### **TYPE**

list

### **DEFAULT**

1111

### DESCRIPTION

This variable enables selective control of the variables that are set by the **synopsys\_auto\_setup** variable. Specify one or more of the following values:

- clock\_gating ignores the clock\_gating latch\_and, clock\_gating latch\_or, clock\_gating and, and clock\_gating or commands
- hdlin\_dyn\_array\_bnd\_check
- hdlin\_ignore\_embedded\_configuration
- hdlin\_ignore\_full\_case
- hdlin\_ignore\_parallel\_case
- mismatch\_message
- rounding ignores all guide\_set\_rounding commands
- scan\_input ignores all guide\_scan\_input and guide\_dont\_verify\_scan\_input commands
- signature\_analysis\_allow\_subset\_match

- svf\_ignore\_unqualified\_fsm\_information
- upf\_assume\_related\_supply\_default\_primary
- upf\_use\_additional\_db\_attributes
- verification\_set\_undriven\_signals
- verification\_verify\_directly\_undriven\_output

When these variables listed are specified using the **synopsys\_auto\_setup\_filter** variable, they are not changed from their default when the **synopsys\_auto\_setup** variable is set to **true**.

Set the synopsys\_auto\_setup\_filter variable before setting the synopsys\_auto\_setup variable to true or the set\_svf command. You can still override any individual variable setting of the synopsys\_auto\_setup mode by setting any of these variables after the synopsys\_auto\_setup variable has been set.

### **EXAMPLES**

The following example allows all default options of auto setup mode except for the scan insertion setup:

```
fm_shell (setup)> set synopsys_auto_setup_filter {scan_input}
scan_input
fm_shell (setup)> set synopsys_auto_setup true
true
fm_shell (setup)> set_svf default.svf
SVF set to '/remote/miscl1/userl/default.svf'.
```

The following example allows all default options of the auto setup mode except for synthesis interpretation of full case and parallel case directives:

```
fm_shell (setup)> set synopsys_auto_setup_filter { hdlin_ignore_full_case
    hdlin_ignore_parallel_case }

fm_shell (setup)> set synopsys_auto_setup true

true

fm_shell (setup)> set_svf default.svf

SVF set to '/remote/miscll/userl/default.svf'.

1

fm_shell (setup)> printvar hdlin_ignore_full_case
hdlin_ignore_full_case = "true"

fm_shell (setup)> printvar hdlin_ignore_parallel_case
hdlin_ignore_parallel_case = "true"
```

## **SEE ALSO**

```
synopsys_auto_setup(3)
clock gate hold mode(3)
```

guide\_set\_rounding(2)
hdlin\_dyn\_array\_bnd\_check(3)
set\_mismatch\_message\_filter(2)
hdlin\_ignore\_embedded\_configuration(3)
hdlin\_ignore\_full\_case(3)
hdlin\_ignore\_parallel\_case(3)
hdlin\_infer\_enumerated\_types(3)
hdlin\_optimize\_enum\_types(3)
set\_constant(2)
signature\_analysis\_allow\_subset\_match(3)
svf\_ignore\_unqualified\_fsm\_information(3)
upf\_assume\_related\_supply\_default\_primary(3)
upf\_use\_additional\_db\_attributes(3)
verification\_verify\_directly\_undriven\_output(3)

# synopsys\_program\_name

Indicates the name of the program currently running.

### **TYPE**

string

## **DESCRIPTION**

This variable is read only, and is set by the application to indicate the name of the program you are running. This is useful when writing scripts that are mostly common between some applications, but contain some differences based on the application.

To determine the current value of this variable, use **get\_app\_var synopsys\_program\_name**.

## **SEE ALSO**

get\_app\_var(2)

synopsys\_root 265

# synopsys\_root

Specifies the value of the \$SYNOPSYS environment variable.

## **TYPE**

string

## **DEFAULT**

11 11

# **DESCRIPTION**

This variable is a read-only variable set by the application to indicate the value of the \$SYNOPSYS environment variable.

# **SEE ALSO**

template\_naming\_style 266

# template\_naming\_style

Generates automatically a unique name when a module is built.

#### **TYPE**

string

### **DEFAULT**

%s %p

### **DESCRIPTION**

Generates automatically a unique name when a module is built. This variable is one of three string variables that determine the naming conventions for parameterized modules (templates) built into a design through the set\_top command. The unique name automatically generated uses the module name, parameter names, and parameter values.

The template\_naming\_style variable determines what character or characters appear with the design name and the parameter name. The string value must contain %s, which stands for the name of the original design, and %p, which stands for the name and value of the parameter or parameters. You can optionally include any ASCII character or characters, or none, with the %s and %p. For example, for a design named **DesignName** that has a parameter **parm1**, the default %s\_%p causes the name **DesignName\_parm1** to be generated.

Further, %s\$%p, %s\_\*\_%p, and %s%p would generate respectively the names **DesignName\$parm1**, **DesignName\_\*\_parm1**, and **DesignNameparm1**.

If a design has a noninteger parameter (or if template\_naming\_style = ""), the following definitions are locked down for these variables:

template\_naming\_style = %s\_%p template\_parameter\_style = %d template\_separator\_style = \_

template naming style 267

# **SEE ALSO**

hdl\_naming\_threshold(3) template\_parameter\_style(3) template\_separator\_style(3)

# template\_parameter\_style

Generates automatically a unique name when a module is built.

SH TYPE string

#### **DEFAULT**

%s%d

## **DESCRIPTION**

Generates automatically a unique name when a module is built. This variable is one of three string variables that determine the naming conventions for parameterized modules (templates) built into a design through the set\_top command. The unique name automatically generated uses the module name, parameter names, and parameter values.

The template\_parameter\_style variable determines what character or characters appear with the parameter name and its value.

The string may contain %s, which stands for the name of the parameter, and %d, which stands for the value of the parameter. You can optionally include any ASCII character or characters, or none, with the %s and %d. For example, for a parameter named **parm** that has a value of **1**, the default %s%d causes the name **parm1** to be generated.

Other examples:

template\_naming\_style = "%s\$%p" template\_parameter\_style = %s\_%d results in **DesignName\$parm\_1** 

template\_naming\_style = "%s\_%p" template\_parameter\_style = %s@%d results in **DesignName\_parm@1** 

If a design has a noninteger parameter (or if template\_naming\_style = ""), the following definitions are locked down for these variables:

template\_naming\_style = %s\_%p template\_parameter\_style = %d template\_separator\_style = \_

# **SEE ALSO**

hdl\_naming\_threshold(3) template\_naming\_style(3) template\_separator\_style(3)

# template\_separator\_style

Generates automatically a unique name when a module is built.

#### **TYPE**

string

### **DEFAULT**

\_

#### DESCRIPTION

Generates automatically a unique name when a module is built. This variable is one of three string variables that determine the naming conventions for parameterized modules (templates) built into a design through the set\_top command. The unique name automatically generated uses the module name, parameter names, and parameter values.

The template\_separator\_style variable determines what character or characters appear with parameter names for templates that have more than one parameter. You can designate any ASCII character or characters, or none. The default value is an underscore (\_).

For example, for a design called **DesignName** that has parameters named **parm1**, **parm2**, and **parm3**, if template\_naming\_style = "%s\_%p" (the default value), and template\_separator\_style = "\_", the name **DesignName\_parm1\_parm2\_parm3** is generated.

Other examples:

template\_naming\_style = "%s\$%p" template\_separator\_style = "\_" results in **DesignName\$parm1\_parm2\_parm3** 

template\_naming\_style = "%s#%p" template\_separator\_style = "/" results in **DesignName#parm1/parm2/parm3** 

If a design has a noninteger parameter (or if template\_naming\_style = ""), the following definitions are locked down for these variables:

template\_naming\_style = %s\_%p template\_parameter\_style = %d template\_separator\_style = \_

# **SEE ALSO**

hdl\_naming\_threshold(3) template\_naming\_style(3) template\_parameter\_style(3)

# upf\_allow\_bias\_pin\_connection

Specifies the type of bias pg\_pin (supply pin) to use with the **connect\_supply\_net** command.

#### **TYPE**

string

### **DEFAULT**

"all"

## **DESCRIPTION**

This variable specifies the type of bias pg\_pin (supply pin) to use with the **connect\_supply\_net** command.

When the UPF **connect\_supply\_net** command attempts a connection to any bias pg\_pin on a technology library cell, the behavior of the tool depend on the value of this variable. Specify one of the following values for the **upf\_allow\_bias\_pin\_connection** variable:

- routing\_pin allow connection to bias pg\_pins with attribute physical\_connection : routing\_pin
- **all** allow connection to bias pg\_pins with attribute physical\_connection : routing\_pin or physical\_connection : device\_layer
- none report an error if the connect\_supply\_net command connects to any type of bias pg\_pin

If the direction of the bias pg\_pin is output or internal, the tool reports an error.

# **SEE ALSO**

# upf\_allow\_domain\_merging

### **TYPE**

Boolean

### **DEFAULT**

"true"

## **DESCRIPTION**

When this variable is set to *true*, the tool attempt sto automatically merge duplicate power domains specified for the same design element. Otherwise, the tool issues errors when it detects duplicate specifications.

Note that the domains are merged only if they are behaviorally equivalent. This includes primary supply nets, isolation strategies, retention strategies and power switches.

This feature is intended to support hierarchical design flows where the power behavior for individual blocks is specified in both the block and the full chip UPF files.

The variable must be set before issuing the **load\_upf** command.

# **SEE ALSO**

# upf\_allow\_rtl\_pgnet\_name\_space\_conflict

### **TYPE**

Boolean

### **DEFAULT**

"false"

## **DESCRIPTION**

When this variable is set to *true*, Formality attempts to automatically merge supply net and port definitions in the UPF with pre-existing nets and ports of the same names in the target design. Otherwise, it issues errors when it detects duplicate specifications.

The variable must be set before issuing the **load\_upf** command.

### **SEE ALSO**

# upf\_allow\_unverified\_write\_power\_model

### **TYPE**

boolean

### **DEFAULT**

true

## **DESCRIPTION**

This variable controls whether Formality Power Models can be written without a successful verification.

When **upf\_allow\_unverified\_write\_power\_model** is set to *true* (the default) power models can be written at any time after **set\_top**. When it is set to *false* power models can only be written after a successful verification thus preventing inadvertent use of an invalid model elsewhere in the flow.

### **SEE ALSO**

write\_power\_model(2)

# upf\_assume\_lower\_domain\_boundary

Controls whether Formality automatically uses lower domain boundaries during upf processing.

#### **TYPE**

Boolean

### **DEFAULT**

false

## **DESCRIPTION**

This variable controls how Formality determines domain boundary ports when there are nested power domains. When this variable is true, Formality will assume the ports of a nested power domain are domain boundary ports for the parent power domain. This is compatible with the IEEE 1801-2015 Standard. When false (the default), Formality will not treat nested domain ports as boundary ports for the parent.

For backward compatibility with older versions of tools which did not use the UPF lower domain boundary by default, set this variable to false.

How this works is that this variable is the default assumption for the UPF design\_attribute "lower\_domain\_boundary" when the top design does not have it explicitly set. So in the following example regardless of this variable, domain PDT will not have a lower boundary, but PDM will:

```
set_design_attributes -elements {.} -attribute lower_domain_boundary false
set_design_attributes -elements {MID} -attribute lower_domain_boundary true
create_power_domain PDT -include_scope
create_power_domain PDM -scope MID
create power_domain PDB -scope MID/BOT
```

Instead of using design attribute "lower\_domain\_boundary", users are now encourged to use the strategy option of "-applies\_to\_boundary <lower|upper|both>" to control which part of a domain boundary a given strategy will be applied to.

# **SEE ALSO**

# upf\_assume\_related\_supply\_default\_primary

Controls whether Formality should assume top-level & blackbox ports are related to primary supplies by default

### **TYPE**

Boolean

### **DEFAULT**

false

#### DESCRIPTION

This variable controls how Formality handles top-level & blackbox ports that do not have explicit related supplies defined. By default, Formality errors out if inanalyzing source/sink, a termination boundary without explicit related supplies defined is hit. Setting this variable to true, will cause Formality to assume that the port had a driver/receiver supply set to the local primary supplies if it lacks explicit related supplies. The port will be corrupted based on this assumption.

In a Synopsys flow, if the **synopsys\_auto\_setup** variable is set to *true*, the **upf\_assume\_related\_supply\_default\_primary** variable is automatically set to *true*.

# **SEE ALSO**

load\_upf(2)
synopsys\_auto\_setup(3)

upf\_auto\_analyze 280

# upf\_auto\_analyze

### **TYPE**

Boolean

### **DEFAULT**

"true"

## **DESCRIPTION**

This variable controls whether Formality automatically runs **analyze\_upf** on both the reference and implementation containers before any verification.

If **analyze\_upf** finds problems, it will issue an error and prevent verification from proceeding. If you wish to run verification when errors are reported (not recommended) or you run **analyze\_upf** separately you can set this variable to false.

# **SEE ALSO**

analyze\_upf(2)

# upf\_auto\_invert\_ground\_match

### **TYPE**

Boolean

### **DEFAULT**

"true"

## **DESCRIPTION**

This variable controls whether Formality automatically inverts name-based matches between ports/pins that are UPF ground ports/pins whose ON state is 1 and ports/pins that are not UPF ground ports/pins whose ON state is 1. By default, Formality inverts such matches.

### **SEE ALSO**

upf\_ground\_logic\_value(3)

# upf\_bbox\_use\_switch\_ack

### **TYPE**

Boolean

### **DEFAULT**

true

### DESCRIPTION

When upf commands are loaded onto a black box, Formality will push the black box down a level and create a wrapper design in which to place the power intent. All ports of the original black box are wired to the new internal black box. When processing "create\_power\_switch" there is a question of how to handle declared "ack" port connections. This variable controls that processing. When set to 'true', Formality will disconnect the specified output port from the internal black box and connect it to the specified switch ack pin. When the variable is set to 'false', Formality will leave the specified output port connected to the internal black box and leave the switch ack pin unconnected. This setting is useful if the implementation is a PG netlist without UPF. In this situation the corresponding black box instance the ack pin will be a black box pin and will fail when compared to an ack pin in the reference driven by the power switch from the upf applied to the reference black box.

When UPF commands are loaded onto a black box, the UPF may specify a create\_power\_switch with the -ack\_port option. When this variable is set to 'true', and the switch ack signal drives an output of the black box, Formality will connect ack port from the internal switch to the output of the black box. When the variable is set to 'false', Formality will leave the switch ack pin unconnected and keep the block ack output driven by the black box pin. When you have black box with an ack port and UPF in the reference and a PG netlist (without UPF) in the implementation, set the variable to false so that the ack output is a black box pin in both designs.

# **SEE ALSO**

hdlin\_interface\_only(3) load\_upf(2)

# upf\_create\_implicit\_supply\_sets

Controls which UPF supply nets are used for the **set\_isolation-location fanout** commands.

## **TYPE**

Boolean

### **DEFAULT**

true

## **ENABLED SHELL MODES**

Setup

#### DESCRIPTION

When loading UPF using the **set\_isolation-location fanout** commands without the **- isolation\_supply\_set**, **-isolation\_power\_net** and **-isolation\_ground\_net** options, the default isolation supplies are used.

When this variable is set to *false*, the default isolation supplies connected because of the **set\_isolation-location fanout** commands are the sink domain primary supplies.

When the variable is set to *true* (the default), the supplies for these isolation cells are the sink domain default isolation supply set instead of the sink domain primary supplies. Any explict **connect\_supply\_net** commands override these default connections.

# **SEE ALSO**

# upf\_derive\_pst\_constraints

### **TYPE**

boolean

### **DEFAULT**

"true"

## **DESCRIPTION**

This variable controls whether Formality will derive design constraints from the **Power State Table (PST)** definitions processed while loading UPF files. The variable must be set before issuing the **load\_upf** command.

Since constraints are assumed by Formality to be valid, its imperative that the PSTs be validated first.

## **SEE ALSO**

# upf\_derive\_supply\_constants

Controls whether Formality derives and applies constants to supplies that are always on.

### **TYPE**

Boolean

### **DEFAULT**

true

### **DESCRIPTION**

This variable controls whether Formality derives and applies constants to supplies that are always on. The tool looks at the states that are declared by using the **add\_port\_state** command as well the **Power State Table (PST) create\_power\_state** definitions processed when loading the UPF file. When it finds supplies that can only be on, the tool applies a constant to the supply net. When this variable is set to *true*, it may improve the verification performance and completion but it can cause supply matching issues. This variable can only be changed when the tool is in the setup mode.

Since the constants are assumed by Formality to be valid, it is imperative that the PSTs be validated first.

## **SEE ALSO**

load\_upf(2)
upf\_derive\_upf\_pst\_constraints(3)

# upf\_disable\_spa\_corruption

Specifies corruption logic introduced at lower level power domains with the **set\_port\_attributes** command.

#### **TYPE**

string

### **DEFAULT**

"none"

#### DESCRIPTION

This variable specifies the corruption logic introduced at lower level power domains with the **set\_port\_attributes** command.

Specify one of the following values for the **upf\_disable\_spa\_corruption** variable:

- none all SPA corruption is allowed
- hier disable SPA corruption for hierarchical ports, top-level ports will continue to see SPA corruption buffers
- design disable SPA corruption for all ports

## **SEE ALSO**

# upf\_enable\_state\_propagation\_in\_add\_power\_s

Controls whether Formality will propagate supply set states to the individual supply set function supplies.

#### **TYPE**

String

#### **DEFAULT**

"unset"

### **ENABLED SHELL MODES**

Setup

#### DESCRIPTION

Legal variable values are "true", "false", and "unset".

The variable value "true" causes Formality to continue to propagate supply set states to the individual component supply set supplies based on their corresponding terms in the supply set equation. This has been the default behaviour since "add\_power\_state" was first supported so that the states could be used in PSTs.

The variable value "false" enables a new semantic such that the states are only properties of the supply set as a whole and cannot be referenced in a PST although they still can be referenced in a GROUP power state. In this new mode all the states defined for a supply set are considered the only legal states allowed for the supply set and will constrain the verification accordingly.

The variable value "unset" will be same as "false" except sub-hierarchies of the design can use the old semantic via the setting of the design attribute "enable\_state\_propagation\_in\_add\_power\_state" in the UPF as in the following example.

```
set_design_attributes -elements {mid_inst} \
  -attribute enable_state_propagation_in_add_power_state TRUE
```

## **SEE ALSO**

# upf\_enforce\_strict\_name\_checks

Specifies that the **load\_upf** command performs additional checks for object name conflicts.

#### **TYPE**

Boolean

#### **DEFAULT**

true

### **DESCRIPTION**

This variable prevents naming conflicts between UPF created objects, UPF keywords, and existing design objects.

Set the **upf\_enforce\_strict\_name\_checks** variable to **true** (the default) to report errors when creating UPF objects if it detects a conflict with existing objects or UPF keywords.

If the UPF file loaded without error in earlier versions of Formality, but now has errors due to these checks, set the **upf\_enforce\_strict\_name\_checks** variable to **false** before running the **load\_upf** command to turn off the checks.

### **EXAMPLES**

The following UPF reports an error because of object name conflicts.

```
create_supply_port ss1
create_supply_set ss1
```

# upf\_ground\_logic\_value

#### **TYPE**

integer

#### **DEFAULT**

1

### **DESCRIPTION**

This variable controls what value Formality uses as the logical value of the ON state for UPF ground nets when loading UPF files. The variable must be set before issuing the <code>load\_upf</code> command. By default, Formality uses 1 as the logical value of the ON state for all UPF supply nets, including ground nets, as specified by the UPF standard. The other legal value is 0. If 0 is used, certain UPF features such as the use of the same UPF supply net for both power and ground connections, and connections between UPF supply nets and pins of undefined supply types, are not available. Formality inverts ground nets as necessary for UPF-to-non-UPF ground connections.

## **SEE ALSO**

# upf\_hetero\_fanout\_isolation

Controls if Formality will do path based isolation of ports with heterogeneous fanout.

#### **TYPE**

Boolean

## **DEFAULT**

false

## **DESCRIPTION**

Per the LRM, -sink or -diff\_supply\_only strategies only apply to ports that have loads with homogenous related supplies. When this variable is set to true, Synopsys tools will group the fanout of ports with heterogeneous sinks into different paths of homogenous sinks. For each path, the most appropriate isolation strategy will be applied.

## **SEE ALSO**

## upf\_implementation\_based\_on\_file\_headers

#### **TYPE**

Boolean

#### **DEFAULT**

true

### **DESCRIPTION**

This variable controls whether Formality implements UPF constructs based on the file headers or not.

When the variable is set to **true**, Formality reads the comment at the beginning of the UPF file to determine which tool created the UPF file. Design Compiler and IC Compiler UPF designs are assumed to have different constructs implemented in the netlist, and Formality reads the header to determine the UPF constructs that need to be implemented.

When this variable is set to **false**, the value of the **upf\_implemented\_constructs** variable is used to determine which constructs in the UPF files have already been implemented in the current design.

## **SEE ALSO**

upf\_implemented\_constructs(3)
load\_upf(2)

## upf\_implemented\_constructs

#### **TYPE**

list

#### **DEFAULT**

{}

## **DESCRIPTION**

This variable determines the UPF constructs that Formality assumes are already implemented in the design being processed when the UPF file is loaded using the **load\_upf** command.

Use this variable only when the **upf\_implementation\_based\_on\_file\_headers** variable is set to **false**.

The value is a string of the following names which correspond UPF constructs:

```
Value Corresponding UPF commands
----
repeater set_repeater
isolation set_isolation_control
retention set_retention/set_retention_control
power_switch create_power_switch
supplies create supply port/create supply net/connect supply net
```

Formality will not implement the constructs specified in the list. The default value of an empty list means that all constructs will be implemented by default.

This variable may be set before running the **load\_upf** command, or inside the UPF file, which allows better control of the specific parts of the UPF that should not be implemented.

## **EXAMPLE**

The following example shows how to use the variable to prevent implementation of set\_repeater, set\_isolation, and set\_retention strategies when the the UPF file top.mapped.upf is applied to the implementation design.

```
fm_shell> set upf_implementation_based_on_file_headers false
fm_shell> set upf_implemented_constructs {repeater isolation retention}
fm_shell> load_upf -i top.mapped.upf
```

### **SEE ALSO**

```
load_upf(2)
upf_implementation_based_on_file_headers(3)
```

## upf\_iso\_filter\_elements\_with\_applies\_to

Controls the filtering behavior when you specify the **-applies** to and **-elements** options of the **set\_isolation** and \set\_level\_shifter commands.

#### **TYPE**

string

#### **DEFAULT**

"ENABLE"

#### **DESCRIPTION**

When you specify the **-applies** to and **-elements** options of the **set\_isolation** and \set\_level\_shifter commands, the tool can filter the design elements such as ports, pins, and design instances. The **upf\_iso\_filter\_elements\_with\_applies\_to** variable controls the filtering behavior. The valid values are *ERROR*, *ENABLE*, and *DISABLE*.

- ERROR (default): Generates an error message when you specify the **-applies\_to** option with the **-elements** option.
- *ENABLE*: Filters the elements, pins, port, and design instances based on the value that you specify with the **-applies\_to** option.
- DISABLE: Ignores the -applies\_to option and applies the isolation strategy to the elements specified using the -elements option. The isolation strategy is also applied to the pins of the design instance specified using the -elements option.

set\_isolation(2)
set\_level\_shifter(2)

# upf\_isols\_allow\_instances\_in\_elements

Specifies the type of bias pg\_pin (supply pin) to use with the **connect\_supply\_net** command.

#### **TYPE**

Boolean

## **DEFAULT**

true

## **DESCRIPTION**

When **true** instances are allowed in the element list of **set\_isolation** in addition to ports/pins.

## **SEE ALSO**

load\_upf(2)

upf\_name\_map 301

## upf\_name\_map

#### **TYPE**

list of list of strings

#### **DEFAULT**

{}

#### **DESCRIPTION**

This variable specifies the name map files Formality should used in the **load\_upf-strict\_check false** command. It overrides any **upf\_name\_map** pragmas in the target design.

Its value is a list-of-list of strings where each sublist must be a {design\_name map\_file} pair of two elements. The design\_name specifies the name of the target design; the map\_file is the map file for that design. The empty string "" can be specified as a map file name if the design has an empty map file content, i.e. only default matching rules should be applied for that design.

Formality searches for name map files using \$search\_path, then the directory where the on-disk target design file originated.

#### **EXAMPLE**

fm\_shell> set upf\_name\_map [list {top top.map} {mid mid.map} {bot ""}]

upf\_name\_map 302

# upf\_report\_inferred\_isolation

Specifies that the **load\_upf** command should generate reports about the isolation cells that are inferred by Formality when the **load\_upf** command is run.

#### **TYPE**

Boolean

### **DEFAULT**

false

## **DESCRIPTION**

When the variable is set to **true**, Formality generates the inferred isolation report when loading the UPF file. Formality generates a report, in .txt file format, for each container in which UPF files are loaded. The name of the directory in which the report is saved is formality\_upf.

#### **EXAMPLES**

After you run the **load\_upf** command on both the default reference and implementation containers, the working directory contains the following files:

```
% ls formality_upf isolation.i.rpt isolation.r.rpt
```

The following shows a example report.

#Generated by Formality (H-2013.03-Beta2) on Mon Jan 21 11:05:06 2013

load\_upf(2)
report\_upf(2)

# upf\_suppress\_message\_in\_etm

Suppress message for dis-allowed command on ETM scope.

#### **TYPE**

Boolean

## **DEFAULT**

"true"

### **DESCRIPTION**

When loading UPF at scope of an ETM instance, only *create\_power\_domain*, *add\_port\_state* and *set\_scope* are allowed. If the UPF for the ETM contains other commands those commands will be ignored. When this variable is set to true, no warning messages are given for otherwise valid skipped commands. When this variable is set to false, warning messages will be given for the skipped commands.

## **SEE ALSO**

# upf\_suppress\_mv\_cells\_on\_primary\_port\_with\_

Suppress power intent from being inserted between primary ports and pad cells.

## **TYPE**

Boolean

#### **DEFAULT**

"true"

#### **DESCRIPTION**

Since physically only a bonding wire exists between the top level port and a pad cell, no isolation or repeater cells will be inserted on such nets. Also the related supply is determined by the pad as well therefore any set\_related\_supply\_set or set\_port\_attribute -driver\_supply/-receiver\_supply commands for ports on these nets are also ignored.

Set the variable to false to disable the special handling of primary ports with pads.

## **SEE ALSO**

## upf\_unconnected\_bias\_pins\_on

This variable controls how undriven bias pins of technology cells are handled when the bias flow is not enabled.

#### **TYPE**

Boolean

### **DEFAULT**

true

## **ENABLED SHELL MODES**

Setup

### **DESCRIPTION**

You must use the same setting for the **upf\_unconnected\_bias\_pins\_on** variable, as used in the simulator to simulate the RTL and UPF together using the /fB-power/fP option.

For example, during simulation if you use the **-power=unconnected\_bias\_pins\_on** option, then in Formality, set the following variable as follows:

set\_app\_var upf\_unconnected\_bias\_pins\_on true

This variable has the following effects:

• When the bias flow is not enabled and this variable is set to false, undriven bias pins are

automatically connected to the appropriate power and ground of the parent domain's primary supply set.

- When the bias flow is not enabled and this variable is set to *true*, undriven bias pins are automatically connected to always-on constant supplies. This setting solves issues with always-on buffered paths through a shutdown domain.
- When the bias flow is enabled that results in ignoring this variable, undriven bias pins are automatically connected to the appropriate nwell and pwell functions of the parent domain's primary supply set.

#### **SEE ALSO**

## upf\_use\_additional\_db\_attributes

### **TYPE**

Boolean

#### **DEFAULT**

false

## **DESCRIPTION**

This variable controls how Formality uses DB library attributes to govern UPF interpretation.

When this variable is true:

- If a cell is marked as a clock gating cell, a retention\_cell or an isolation\_cell containing a sequential element (latch based isolation cell) then the cell will not be retained regardless of the UPF set\_retention strategies. It is an error if the tool encounters any instantiated technology library cell (with a `celldefine definition) register that is subject to set\_retention, and no DB model is available for that cell.
- For DB macro cells (is\_macro\_cell: true) Formality will use the macro cell pin related\_power/related\_ground attributes to determine the related supplies when implementing UPF set\_isolation -source/-sink/-diff\_supply\_only.

When this variable is false:

• Formality will issue a warning and will convert all sequential cells in a retention domain to retention cells, and it will ignore the related\_power/related\_ground attributes on macro cells when inserting isolation.

In a Synopsys flow, if the **synopsys\_auto\_setup** variable is set to *true*, the **upf\_use\_additional\_db\_attributes** variable is automatically set to *true*.

load\_upf(2)
synopsys\_auto\_setup(3)

# upf\_warn\_on\_failed\_parallel\_resolved\_check

Changes the error message that Formality issues when there are multiple drivers on a parallel resolved supply net that cannot be determined to have the same root supply voltage into a warning message.

#### **TYPE**

Boolean

#### **DEFAULT**

true

### **ENABLED SHELL MODES**

Setup

## **DESCRIPTION**

When this variable is set to *false*, in accordance with the IEEE-1801 specification, the tool issues an error when loading the UPF file if it finds a parallel resolved supply net which has multiple drivers and it cannot determine if the root supply voltage of the drivers is the same.

When the variable is set to *true*, the error message is reduced to a warning so that the **load\_upf** command can proceed.

## upf\_warn\_on\_failed\_port\_attribute\_check

Changes the error message that Formality issues when there are intermediate hierarchical ports with set\_related\_supply\_net supplies or UPF port\_attributes that do not match the actual drivers/recievers supplies to a warning message.

#### **TYPE**

Boolean

### **DEFAULT**

false

### **ENABLED SHELL MODES**

setup

## **DESCRIPTION**

When this variable is set to *false* (default), the tool issues an error when loading a UPF file if during source/sink traversal it finds a hierarchical port/pin with a set\_related\_supply\_net or UPF port\_attribute - receiver\_supply/-driver\_supply that does not match the actual receiver/driver. This is necessary in a hiearchical flow to prevent possible invalid verification results for when the child block has been previously verified but its port attribute is in conflict with the actual driver/reciever supplies when it is instantiated in the parent design.

When the variable is set to *true*, the error message is reduced to a warning so that the **load\_upf** command can proceed.

# upf\_warn\_on\_missing\_csn\_object

Changes the error message that Formality issues when there are missing ports in the specified list of a **connect\_supply\_net** command. The error will be reduced into a warning.

#### **TYPE**

Boolean

#### **DEFAULT**

false

## **ENABLED SHELL MODES**

Setup

## **DESCRIPTION**

When this variable is set to *false* (default), in accordance with the IEEE-1801 specification, the tool issues an error when loading the UPF file if it cannot find a port from the specified list of a **connect\_supply\_net** command.

When the variable is set to *true*, the error message is reduced to a warning so that the **load\_upf** command can proceed.

load\_upf(2)
connect\_supply\_net(2)

# upf\_warn\_on\_missing\_name\_map

Changes the error message that Formality issues when using the Golden UPF flow and the DC netlist is missing the name map pragma. The error will be reduced into a warning.

#### **TYPE**

Boolean

#### **DEFAULT**

false

### **ENABLED SHELL MODES**

Setup

## **DESCRIPTION**

When this variable is set to *false* (default), the tool issues an error when loading the UPF file using the Golden UPF flow if it cannot find name map pragma in the DC netlist as this indicates the Golden UPF flow was not used in DC.

When the variable is set to *true*, the error message is reduced to a warning so that the **load\_upf** command can proceed.

# upf\_warn\_on\_undriven\_backup\_pgpin

Changes the error message to a warning message when the Formality tool find an unconnected backup PG pin during auto supply connection.

#### **TYPE**

Boolean

### **DEFAULT**

false

### **ENABLED SHELL MODES**

Setup

## **DESCRIPTION**

When this variable is set to *false*, the tool issues an error message during the post-processing step of auto supply connection when the tool encounters a backup PG pin that has not already connected to a supply by using explicitly the **connect\_supply\_net** command.

When this variable is set to *true*, it changes the error message to a warning message for completing the post-processing step. The backup PG pin remains undriven.

## verification\_allow\_hardware\_x\_semantics

Controls whether Formality uses "hardware", as opposed to simulation, semantics for X propagation.

#### **TYPE**

String

#### **DEFAULT**

"off"

### **ENABLED SHELL MODES**

Setup

#### DESCRIPTION

Legal variable values are "off", "r2r", "g2g", "r2g" and "auto".

The variable value "off" causes Formality to treat each source of an unknown value as as an X value that is propagated consistently with simulation semantics. For example, "AND(NETA, NOT(NETA))" is X when NETA is X, though in real hardware the result would be 0 regardless of whether NETA were 0 or 1. This can cause verification failures that would also appear in simulation, but would not appear in real hardware.

The variable value "r2r" has the same effect as the variable value "off".

The variable value "g2g" causes Formality to treat every net that is a potential source of an unknown value as a matchable object, except for undriven nets, whose treatment is controlled by the variable verification\_set\_undriven\_signals. Unknown-source nets are multiply-driven nets, nets driven by TRI cells,

and nets driven by DC cells. These nets are not compare points so they do not appear in compare point status reports, but they are input points, so they may appear in matched/unmatched point reports. Their type is designated as "Unk."

The variable value "r2g" applies the traditional simulation X interpretation to the reference and the hardware X interpretation to the implementation.

The variable value "auto" determines heuristically whether the reference and implementation designs appear to be RTL or gate-level, and applies R2R, R2G or G2G accordingly.

"g2g" must be used for safety whenever "r2g" or "g2g" was previously used to verify the current reference design as an implementation design in Formality. "auto" or "g2g" must be used for safety whenever "auto" was previously used to verify the current reference design as an implementation design.

## **SEE ALSO**

## verification\_alternate\_strategy

Specifies that verification uses a nonstandard strategy for solving hard verifications.

#### **TYPE**

string

#### **DEFAULT**

none

### **DESCRIPTION**

Use this variable to specify an alternate strategy to run verification. The standard strategy is optimized for performance and completion, but sometimes a hard verification does not complete due to design complexity. In this case, using an alternate strategy might complete verification successfully. The default is *none*, which uses the standard strategy to run verification.

See the **verification\_alternate\_strategy\_names** variable for a list of names of all alternate strategies and for the recommended order of using an alternate strategy.

Some strategies are effective only if they are used from setup mode. The s5, s6, k1, and k2 strategies must be used only in setup mode. If the Formality tool is not in setup mode, these strategies issue an error message, and the value set for the **verification\_alternate\_strategy** variable is not considered. In this case, use the **setup** command to revert to setup mode before setting the **verification\_alternate\_strategy** variable.

The example files of UNIX Bourne shell scripts are provided at the following path to simplify using alternate strategies: \$SYNOPSYS/auxx/fm/strategy/<strategy\_name>.sh. These scripts also revert to setup mode for those strategies that require being used in setup mode. To get the usage information, use the UNIX Bourne shell script without arguments.

The following C shell script can be customized for different flows and environments to use alternate strategies and run these alternate strategies either in series or in a compute resource.

```
#!/bin/csh
$SYNOPSYS/bin/fm_shell -x \
   'echo $verification_alternate_strategy_names > \
    fm_verification_alternate_strategy_names.txt; quit' >& /dev/null
foreach strategy_name (`cat fm_verification_alternate_strategy_names.txt`)
   if ("none" != ${strategy_name}) then
      set strategy_script = $SYNOPSYS/auxx/fm/strategy/${strategy_name}.sh
      set dir = ${strategy_name} # Example; modify as desired.
      mkdir ${dir}
      cd ${dir}
      <Launch "${strategy_script} -s my_formality_session.fss -f my_formality_script.fms",
      potentially using lsf or qsub, etc.>
      cd ..
    endif
end
```

### **EXAMPLES**

```
fm_shell (setup)> get_app_var verification_alternate_strategy
none
fm_shell (setup)> set_app_var verification_alternate_strategy s6
s6
fm_shell (setup)>
```

# **SEE ALSO**

verification alternate strategy names(3)

# verification\_alternate\_strategy\_names

Lists names of all alternate strategies. Read-only.

### **TYPE**

list

### **DESCRIPTION**

The read-only variable lists the names of all alternate strategies and the recommended order of using an alternate strategy. The order of the list indicates which strategy to use first. However, the most effective alternate strategy might vary from case to case.

### **EXAMPLE**

```
fm_shell (setup)> get_app_var verification_alternate_strategy_names none s2 s3 s1 12 s10 s8 11 13 s4 s6 s5 k1 k2 s7 s9 fm shell (setup)>
```

# **SEE ALSO**

verification\_alternate\_strategy(3)

# verification\_assume\_reg\_init

Controls the assumptions that Formality makes about the initial state of registers.

#### **TYPE**

string

### **DEFAULT**

"Auto"

### **ENABLED SHELL MODES**

setup

#### DESCRIPTION

Use this variable to control the assumptions that Formality makes about the initial state of a register, which can affect whether the register resolves to a constant or not. Registers that cannot achieve any state other than their initial state are resolved to constant.

When the variable is set to "None", Formality does not make any assumptions about the initial state of registers, i.e. all registers are assumed to have an unknown initial state (X).

In "Conservative" mode, Formality assumes that registers with asynchronous controls that can be controlled to an active value by toggling primary inputs or black-box outputs are initialized according to their asynchronous set/clear capabilities. Registers with no asynchronous controls (or permanently disabled asynchronous controls) are initialized to an unknown state (X). If the only asynchronous input of a register is an asynchronous clear, the register is initialized to 0. If the only asynchronous input of a register is an

asynchronous set, the register is initialized to 1. All other registers are initialized to an unknown state (X).

In "Liberal" mode, Formality assumes that registers are initialized as described in "conservative" mode. The only difference between "Conservative" and "Liberal" mode applies to potentially constant registers. Potentially constant registers are registers that always remain at the same state once they are initialized to that state. If not initialized, potentially constant registers remain at an unknown state (X) until a valid initialization event occurs. Valid initialization events are those that occur as a result of toggling one or more primary inputs or black-box outputs. In "Liberal" mode, Formality assumes that if a valid initialization event exists, it will occur at power-up. For example, a flop that has its data pin tied to 0 and its clock pin driven by a primary input is a potentially constant 0 register. This flop can be treated as constant 0 only after it is initialized (i.e. its clock is toggled). Formality assumes that this initialization event (the toggling of the clock) occurs at power-up and therefore treats the flop as constant 0.

In "Auto" mode which is a hybrid mode, "None" mode is applied to reference design while "Liberal" mode is applied to implementation design. This hybrid behaviour is specific to "Consistency" verification passing mode. In "Equality" verification passing mode, both reference and implementation designs are applied "None" register initialization mode.

In "AutoMatched" mode which is a hybrid mode, "None" mode is applied to reference design while special "matched Liberal" mode is applied to implementation design. We only initialize constant registers in the implementation if the objects controlling the control-pins on the registers can be matched in the reference design. This hybrid behaviour is specific to "Consistency" verification passing mode. In "Equality" verification passing mode, both reference and implementation designs are applied "None" register initialization mode.

In "Liberal0" mode, Formality assumes that all registers are initialized to 0. The only exception, are registers that have (a)synchronous set capabilities and no (a)synchronous clear capabilities. Such registers are initialized to 1.

In "Liberal1" mode, Formality assumes that all registers are initialized to 1. The only exception, are registers that have (a)synchronous clear capabilities and no (a)synchronous set capabilities. Such registers are initialized to 0.

To change the value of this variable, enter **set verification\_assume\_reg\_init** value, where value is "None", "Conservative", "Liberal", "Liberal0" or "Liberal1".

# verification\_asynch\_bypass

Enables or disables verification of registers with asynchronous controls operated by a combinational "bypass" around the register against registers with asynchronous controls operated by setting the register state.

### **TYPE**

boolean

### **DEFAULT**

"false"

### **DESCRIPTION**

Enables or disables verification of registers with asynchronous controls operated by a combinational "bypass" around the register against registers with asynchronous controls operated by setting the register state.

Some library register components implement asynchronous control logic by creating a combinational "bypass" around the register while asynchronous (level-sensitive) controls are active. By default, these designs fail verification against those with asynchronous controls implemented purely as inputs to the register. If you want Formality to allow this transformation to result in a passing verification, set this variable to "true". Note that doing so increases verification complexity and may introduce combinational cycles.

To change the value of this variable, enter **set verification\_asynch\_bypass** *value*, where *value* is "true" or "false".

# verification\_auto\_loop\_break

Enables or disables automatic loop breaking.

# **TYPE**

boolean

### **DEFAULT**

"true"

# **ENABLED SHELL MODES**

setup

#### DESCRIPTION

Use this variable to enable or disable automatic loop breaking.

Set this variable to "false" if you do not want Formality to break cycles automatically.

By default, Formality performs simple loop breaking. Exploiting structural similarities between two cycles enables Formality to automatically identify combinational cycles in the reference and implementation designs and cut feedback nets in them. Each cycle in the reference design can be matched with a cycle in the implementation design by name matching or by finding isomorphism between two cycles. Once two cycles are matched, Formality identifies and cuts nets so that the functionality of the two designs remains unchanged.

The automatic loop breaking feature is very conservative. If there is any structural difference between two

cycles, Formality simply abandons automatic loop breaking and performs more powerful and complex cycle analysis.

To change the value of this variable, enter **set verification\_auto\_loop\_break** *value*, where *value* is "true" or "false".

# verification\_auto\_session

Specifies if a session file will be generated automatically.

#### **TYPE**

String

### **DEFAULT**

"on"

## **DESCRIPTION**

This variable controls automatic saving of a session file at various points during and after verification.

Specify one of the following values:

- *off* No session file is generated.
- timeout A session file is generated after verification timeout.
- on A session file is generated after verification timeout, or also after verification terminates for any reason unsuccessfully after a threshold determined by the variable verification auto session threshold.
- *verify* A session file is generated as when the value is *on* and also after each effort level of the **verify** command. Only the last session file is saved.
- match A session file is generated as when the value is verify and also after matching. Only the last session file is saved.

A session file with the name **formality\_auto\_session.fss** will be automatically created in the directory where all other auto generated files reside (log files etc.). If a file of that name already exists when verification starts, it will be named by inserting the smallest integer value (starting with one) needed to

make it unique (example **formality1\_timeout\_session.fss**).

# **EXAMPLE**

```
fm_shell (setup)> printvar verification_auto_session
verification_auto_session = "on"
fm_shell (setup)> set verification_auto_session match
match
```

# **SEE ALSO**

verification\_auto\_session\_threshold(3)
verification\_timeout\_limit(3)

# verification\_auto\_session\_threshold

Specifies a wall clock time after which sessions will be automatically saved.

# **TYPE**

boolean

### **DEFAULT**

"12:0:0"

### **DESCRIPTION**

Use this variable to specify the time after which *verification\_auto\_session* will automatically save a session file.

The default value is 12 hours. You must enter positive integers for hours and minutes.

To change the value of this variable, enter **set verification\_auto\_session\_threshold** value, where value is an integer or in hours, minutes, and/or seconds using the following format: hours:minutes:seconds.

For example, to indicate a 30 minute threshold, specify 0:30:00. If you specify 30, Formality interprets it as 30:0:0; that is, a 30 hour threshold.

## **SEE ALSO**

verification\_auto\_session(3)

# verification\_blackbox\_match\_mode

Defines how Formality matches comparable black boxes during verification.

#### **TYPE**

String

### **DEFAULT**

"any"

## **ENABLED SHELL MODES**

Setup

#### DESCRIPTION

Use this variable to define how Formality matches comparable black boxes during verification.

By default, Formality matches two comparable black boxes regardless of the library in which they reside and regardless of their design name. However, you can tighten the control on this behavior by setting this variable to "identity". This setting causes Formality to perform an identity check between comparable black boxes. During this check, Formality determines if the library and design names of the two black boxes are identical. If so, the black boxes pass the check and are considered equivalent during verification. If the black boxes fail the check, Formality does not consider the two black boxes as equivalent. (Note that when there is a set user match between two black boxes, Formality will match them regardless of the value of verification\_blackbox\_match\_mode)

For information on how to gain more control of how Formality controls black boxes, refer to "Working with

Black Boxes" in the user guide.

To change the value of this variable, enter **set verification\_blackbox\_match\_mode** value, where value is "any" or "identity".

# verification\_clock\_gate\_edge\_analysis

Specifies whether the Formality tool uses clock edges in the next state formulation of registers or not. This allows the tool to identify clock gating latches and circuitry during verification.

### **TYPE**

Boolean

## **DEFAULT**

"false"

### **ENABLED SHELL MODES**

Setup

### **DESCRIPTION**

Clock gating is a design technique that reduces the power consumption of registers in a design. When you set the variable to *true*, the tool uses clock edges for analyzing clock gated designs. This allows the tool to verify designs with different styles of clock gating.

When you set the **verification\_clock\_gate\_edge\_analysis** variable to **true**, the tool

- Ignores any usage of the **verification\_clock\_gate\_hold\_mode** variable.
- Adds annotations to clock signals indicating their present state and next state values. The annotations are visible in the pattern viewer and logic cone schematics.

You might see the following annotations when analyzing failing compare points:

Annotation	Present State	Next State
r (rising edge)	0	1
f (falling edge)	1	0
0->X	0	X
1->X	1	X
X->0	X	0
X->1	Χ	1

# **SEE ALSO**

verification\_clock\_gate\_hold\_mode(3)

# verification\_clock\_gate\_hold\_mode

Specifies the mode in which the Formality tool should identify and treat clock gates driving register clock pins.

### **TYPE**

string

### **DEFAULT**

"none"

### **ENABLED SHELL MODES**

setup

### DESCRIPTION

The **verification\_clock\_gate\_hold\_mode** variable allows the Formality tool to apply algorithms for identifying and treating latch-free and latch-based clock gates that drive register clock pins.

By default, the tool does not apply the algorithms, and the verification might result with a difference. To change the value, use the **set verification\_clock\_gate\_hold\_mode** value variable. Where value is one of the following:

- none (the default): Does not apply clock-gate algorithms.
- low: Considers latch-based clock gating ("latch-and" driving rising edge and "latch-or" driving falling edge) and latch-free clock gating, where the gated clock is held at a value consistent with the value

before the edge (en | clk driving rising edge and !en | clk driving falling edge)

- high: Considers latch-free clock gating, where the gated clock is held at a value consistent with the value after the edge (en | clk driving falling edge and !en | clk driving rising edge)
- any: Considers both the high and low styles of clock gating within the same design.
- collapse\_all\_cg\_cells: Same as *low*, but also considers all primary output ports and black-box input pins as register clock pins.

## **SEE ALSO**

verification\_clock\_gate\_edge\_analysis(3)

# verification\_constant\_prop\_mode

Controls where Formality starts constant propagation from, during verification.

## **TYPE**

string

### **DEFAULT**

"auto"

### **ENABLED SHELL MODES**

setup

#### DESCRIPTION

Use this variable to specify where Formality starts constant propagation from, during verification. Formality propagates all constants (both user-defined and design constants) through all levels of hierarchy.

In "top" mode, Formality propagates constants starting from the top level reference and implementation designs. In "target" mode, Formality propagates constants starting from the currently set reference and implementation designs. In "auto" mode, Formality automatically determines the appropriate level of hierarchy to start constant propagation from. This is done by traversing up the current reference and implementation hierarchy until a unique instance is found.

Design constants are nets in a design tied to a logical 0 or 1 state. User-defined constants are created using the set\_constant command.

To change the value of this variable, enter **set verification\_constant\_prop\_mode** value, where value is one of the following: "top", "auto" or "target".

# verification\_datapath\_effort\_level

Defines the effort level Formality applies during datapath block verification.

#### **TYPE**

string

### **DEFAULT**

"automatic"

### **ENABLED SHELL MODES**

setup

#### DESCRIPTION

Use the verification\_datapath\_effort\_level variable to set the effort level Formality applies during datapath block verification. Effort levels include low, medium, high, unlimited, and automatic (the default).

During verification of designs with datapath blocks in them, Formality first tries to pre-verify these arithmetic blocks. In the case of successful pre-verification, the verified datapath block gets black boxed for the rest of the verification, which can significantly shorten the entire verification time. By default, Formality automatically sets a proper effort level to either low, medium, or high for each datapath block verification by estimating difficulty of the datapath block. (For an explanation of the various levels see the definitions that follow.) If the pre-verification is inconclusive with the default setting, you can increase the chance of a conclusive pre-verification by setting the effort level explicitly to a non-automatic value, but at a potential cost to the run time of the pre-verification. However, an inconclusive pre-verification does not necessarily mean a longer overall verification run time. There could be cases where the main verification

flow might solve the verification of the entire design quicker by setting the effort level for pre-verification to "low".

Note that with the "unlimited" effort level it is possible that the pre-verification might continue for a considerable amount of time.

low: Limit the resources to finish datapath pre-verification in seconds.

medium: Limit the resources to finish datapath pre-verification in minutes.

high: Limit the resources to finish datapath pre-verification in hours.

unlimited: No resource limit.

automatic: An effort level for each datapath block is automatically determined to either low, medium, or high (default).

# **SEE ALSO**

verification\_effort\_level 345

# verification\_effort\_level

This variable controls how hard Formality works to verify a set of compare points.

#### **TYPE**

string

### **DEFAULT**

"High"

### **ENABLED SHELL MODES**

all

#### DESCRIPTION

Use this variable to control how hard the **verify** command works to verify a set of compare points before aborting the unsolved points and going on to the next set of points. This variable is useful for hard or long-running verifications if you verify incrementally. First set this variable to **Super\_Low** or **Low** or **Medium**, run **verify**, examine the results to see the big picture of where the problems might be, and then if some points remain unsolved, set the variable to **High** to attempt to verify the complex parts of the design.

The default value of this variable is "High".

To change the value of this variable, enter **set verification\_effort\_level** value, where value is "High", "Medium", "Low" or "Super\_Low".

verification effort level 346

# verification\_failing\_point\_limit

Specifies the number of failing compare points identified before Formality halts the verification process.

#### **TYPE**

integer

## **DEFAULT**

20

## **DESCRIPTION**

Use this variable to set the maximum number of failing compare points that Formality allows before halting verification.

You must provide a positive integer. The default value is 20 (does not include compare points comprising a single design object). For unlimited failing compare points, you can supply a value of "zero" (0).

For conceptual information about failing compare points, refer to "Compare Points" in the user guide.

To change the value of this variable, enter **set verification\_failing\_point\_limit** value, where value is an integer.

# verification\_force\_upf\_supplies\_on

Controls whether Formality verifies all possible UPF power states, or only the UPF power state where all supplies are on.

### **TYPE**

String

### **DEFAULT**

"true"

## **ENABLED SHELL MODES**

Setup

### **DESCRIPTION**

When this variable is true, Formality will verify the UPF based designs in the state where all supplies are forced into an "on" state. Formality will disable all power state table information supplied in the UPF and apply constant values to the UPF supply nets to force them into an on state.

IMPORTANT: This is not a complete verification for a UPF design. For a complete verification you must run verification with this variable set to false. It is also is possible that the state where all supplies are on, is not a legal UPF power state. This can only be determined by examining the power state table in the upf files.

When this variable is false Formality will verify all possible power states as defined by the UPF files. This is a complete low power verification of the design and should to make sure all legal combinations of power

states is verified. Formality should be run in this mode before the implementation design is used as the reference for subsequent verifications.

This variable can only be changed in setup mode.

Because the load\_upf command is required to identify the appropriate supply nets, this variable should be kept at true only when load\_upf has been used for both the reference and implementation designs. It may cause an unsuccessful verification when a UPF design is being verified is a power and ground connected netlist.

This variable will be ignored and treated as false if the variable 'verification\_verify\_power\_off\_states' is set to true.

### **SEE ALSO**

load\_upf(2)
verification\_verify\_power\_off\_states(3)

# verification\_ignore\_unmatched\_always\_on\_pg\_

Defines whether Formality allows unmatched unread pg pins on always\_on techlib cells in a succeeding verification.

#### **TYPE**

boolean

### **DEFAULT**

"true"

# **DESCRIPTION**

Use this variable to controlthe effect on the verification result of unmatched unread *primary\_power* and *primary\_ground* input pins on techlib cells having the *always\_on* db attribute.

"true" [default]: unmatched unread pg pins on always\_on cells in the reference design will not cause verification failure.

"false": the unmatched unread primary pg pins will cause verification failure.

To change the value of this variable, enter **set** 

fBverification\_ignore\_unmatched\_always\_on\_pg\_pins value, where value is "true" or "false".

# verification\_ignore\_unmatched\_implementation

Defines whether Formality allows unmatched implementation blackbox input pins in a succeeding verification.

### **TYPE**

boolean

### **DEFAULT**

"true"

# **DESCRIPTION**

Use this variable to control the effect of unmatched implementation blackbox input pins on the verification result.

"true" [default]: unmatched blackbox input pins in the implementation design will not cause verification failure, if the matching reference blackbox has no unmatched input pins.

"false": any unmatched blackbox input pin will cause verification failure.

To change the value of this variable, enter **set verification\_ignore\_unmatched\_blackbox\_input** value, where value is "true" or "false".

# verification\_ignore\_unmatched\_implementation

Defines whether Formality allows unmatched implementation output ports in a succeeding verification.

# **TYPE**

boolean

### **DEFAULT**

"true"

### **DESCRIPTION**

Use this variable to control the effect of unmatched implementation output ports on the verification result.

"true" [default]: unmatched output ports in the implementation design will not cause verification failure, if the reference has no unmatched output ports.

"false": any unmatched output ports will cause verification failure.

To change the value of this variable, enter **set verification\_ignore\_unmatched\_implementation\_output\_port** *value*, where *value* is "true" or "false".

# verification\_incremental\_mode

This variable controls whether the verify command verifies incrementally.

#### **TYPE**

string

### **DEFAULT**

"true"

### **ENABLED SHELL MODES**

all

#### DESCRIPTION

Use this variable to control the default behavior of the **verify** command. Normally, if you issue the **verify** command more than once, it retains the status of previously verified compare points and attempts only to verify points that were previously aborted due to limits. You can control whether or not **verify** re-verifies previously verified compare points using the **verify-restart** and **verify-incremental** switches. If you do not use these switches, then **verify** depends on the value of the **verification\_incremental\_mode** variable. If **verification\_incremental\_mode** is **true**, verify behaves incrementally. If **verification\_incremental\_mode** is **false**, verify re-verifies all points, including those that have been previously verified, if any.

The default value of this variable is "true".

To change the value of this variable, enter **set verification\_incremental\_mode** value, where value is

"true" or "false".

# verification\_insert\_upf\_isolation\_cutpoints

This variable controls whether Formality inserts cutpoints at isolated power domain boundaries.

#### **TYPE**

String

### **DEFAULT**

"true"

# **ENABLED SHELL MODES**

Setup

### **DESCRIPTION**

When this variable is set to *true*, the tool inserts cutpoints at isolated UPF power domain boundaries.

Inserting cutpoints at power domain boundaries improves verification time and eliminates failures caused by simulation-only differences in X propagation when unisolated power-off states propagate across a power domain boundary. However, in some cases it may also cause false differences, for example when boundary optimization has occurred across an isolation cell.

This variable can only be changed when the tool is in the setup mode.

# **SEE ALSO**

load\_upf(2)
set\_dont\_cut(2)

# verification\_insert\_upf\_macro\_cutpoints

This variable controls whether Formality inserts cutpoints at macro cell boundaries.

### **TYPE**

String

### **DEFAULT**

"false"

# **ENABLED SHELL MODES**

Setup

#### DESCRIPTION

When this variable is set to *true*, and UPF has been loaded, the tool inserts cutpoints at macro cell boundaries.

Inserting cutpoints at macro cell boundaries may improve verification time and eliminate failures caused by simulation-only differences in X propagation when unisolated power-off states propagate across a macro cell boundary. However, in some cases it may also cause false differences, for example when buffer optimization has occurred across a macro cell boundary.

This variable can only be changed when the tool is in the setup mode.

# **SEE ALSO**

verification\_insert\_upf\_isolation\_cutpoints(2)
load\_upf(2)
set\_dont\_cut(2)

# verification\_inversion\_push

Controls whether Formality's matching methods attempt to account for cases where data inversion has been moved across register boundaries.

### **TYPE**

boolean

## **DEFAULT**

"false"

### **ENABLED SHELL MODES**

setup

### **DESCRIPTION**

Use this variable to control whether Formality's matching methods attempt to account for cases where data inversion has been moved across register boundaries.

To change the value of this variable, enter **set verification\_inversion\_push** value, where value is "true" or "false".

Note: This variable should not be used with SVF. SVF has guide\_inv\_push commands indicating which registers have phase inversions. Setting this variable may impact performance significantly if there are a large number of register phase inversions in the design. Also, if there is a functional difference between reference and implementation designs, Formality may be unable to detect all register phase inversions automatically.

# verification\_merge\_duplicated\_registers

Specifies whether Formality should identify and merge duplicated registers.

#### **TYPE**

string

#### **DEFAULT**

"false"

# **ENABLED SHELL MODES**

setup

#### DESCRIPTION

Use this variable to control whether Formality identifies and merges duplicated registers in all designs under verification.

Duplicated registers are registers in the same design whose input pins are all driven by the same nets. If this variable is set to "true", Formality will identify such registers and collapse them into a single register. This can allow verification to succeed when a design contains duplicate registers but the design to which you are comparing it does not.

By default, Formality does not identify and merge duplicated registers.

You can change the default behavior by setting this variable "true".

To change the value of this variable, enter **set verification\_merge\_duplicated\_registers** *value*, where *value* is "true" or "false".

# verification\_netlist\_verify\_mode

This variable controls if Formality attempts a first pass of verification targetted for fast netlist compares.

#### **TYPE**

string

### **DEFAULT**

"Auto"

# **ENABLED SHELL MODES**

all

#### **DESCRIPTION**

Use this variable to enable fast verification of netlist compares in Formality.

Allowed values are "Off", "On" or "Auto".

When this mode is enabled, Formality tries a fast round of verification without performing expensive operations like constant propagation. The default value of this variable is "Auto". "Auto" mode tries to automatically detect if verification is a netlist compare.

To change the value of this variable, enter **set verification\_netlist\_verify\_mode** value, where value is "Off", "On" or "Auto".

# verification\_parameter\_checking

This variable enables parameter checking for technology library register cells and black-box cells.

#### **TYPE**

string

#### **DEFAULT**

"false"

# **ENABLED SHELL MODES**

setup

#### **DESCRIPTION**

By setting this variable to true, users can verify that user-defined or default parameters on matched technology library register cells and matched black box cells are maintained throughout the design flow. User-defined parameters are those specified with defparam statements on technology library register cells as well as black box cells. Default parameters are those defined in your technology library cells.

By default, Formality does not perform parameter checking.

You can change the default behavior by setting this variable "true".

To change the value of this variable, enter **set verification\_parameter\_checking** value, where value is "true" or "false".

# verification\_partition\_timeout\_limit

Specifies wall time limit for verification of a single partition.

#### **TYPE**

string or integer

#### **DEFAULT**

"0"

### **ENABLED SHELL MODES**

all

#### DESCRIPTION

Use this variable to specify maximum time allowed for verification of each partition.

Normally, Formality continues to perform verification until it either proves or disproves design equivalence. However, if you want to limit the time used for verification of each partition, you can use this variable to set a maximum wall-clock time limit applied to each partition. Formality halts the verification of the partition when reaching the limit regardless of the state of the verification, and proceeds to the next partition, if any.

You must enter positive integers for hours and minutes. By default, Formality places no time limit on verification of a partition. Use "none" to return the time limit to its default.

To change the value of this variable, enter set verification\_partition\_timeout\_limit value, where

*value* is an integer or in hours, minutes, and/or seconds using the following format: hours:minutes:seconds.

For example, to indicate a 60 second time limit, specify 0:0:60. If you specify 60, Formality interprets it as 60:0:0; that is, a 60 hour time limit.

# verification\_passing\_mode

Specifies the verification mode.

### **TYPE**

string

### **DEFAULT**

"Consistency"

## **DESCRIPTION**

Use this variable to control the type of verification Formality performs.

By default, Formality checks for design consistency. However, you can also instruct Formality to base verification on design equality. For information that describes the difference between these two types of equivalence testing, refer to "Design Equivalence" in the user guide. Once you set the verification mode, that mode remains in effect for the entire Formality session.

To change the value of this variable, enter **set verification\_passing\_mode** value, where value is "Consistency", or "Equality".

# verification\_progress\_report\_interval

Specifies the interval between progress reports during verification, in minutes.

### **TYPE**

integer

### **DEFAULT**

30

# **DESCRIPTION**

Use this variable to specify how much time elapses between each progress report during verification. By default, during long verifications Formality issues a progress report every 30 minutes. For more or less frequent updates, use this variable to set the interval between progress reports.

To change the value of this variable, enter **set verification\_progress\_report\_interval** *value*, where *value* is the desired interval in minutes. Setting the variable to 0 disables verification progress reports.

# verification\_propagate\_const\_reg\_x

Specifies how Formality propagates don't-care states through reconvergent-fanout-dependent constant-disabled registers.

#### **TYPE**

string

#### **DEFAULT**

"false"

### **DESCRIPTION**

When a register in the reference design is enabled or clocked by logic that resolves to a constant, and the constant puts the register into a permanently disabled state, no possible input pattern can cause it to load data. Therefore its next-state function is always a don't-care, and is never verified.

In some cases, downstream logic in the implementation design may have been optimized under the assumption that the register's state is always a don't-care. Therefore, if the constant that disables the register does not arise from reconvergent fanout, Formality automatically treats the register as a constant X input to downstream logic. However, if the constant stems from reconvergent fanout, Formality takes a more conservative view, because the constant-disabled state may be unexpected and arise from the presence of timing-dependent functionality in the register's control line. In this case Formality issues a warning, and by default does not propagate the X state past the register. In which case you may encounter downstream compare point failures whose failing patterns are controlled by a 0/1 state at the disabled register. If the constant-disabled state is expected, you can set this variable "true." This will cause the register to be viewed as a constant X during verification of downstream compare points.

To change the value of this variable, enter **set verification\_propagate\_const\_reg\_x** value, where value may be "true" or "false."

# verification\_run\_analyze\_points

This variable controls whether Formality automatically runs **analyze\_points** at the end of verification.

### **TYPE**

boolean

### **DEFAULT**

"false"

# **ENABLED SHELL MODES**

setup

### **DESCRIPTION**

When this variable is true Formality will automatically run **analyze\_points** prior to returning from verification and will include a brief summary of the results in the transcript. The full results will be added to the formality log file and can also be displayed in the transcript by running the **report\_analysis\_results** command.

analyze\_points(2)
report\_analysis\_results(2)

# verification\_set\_undriven\_signals

Specifies how Formality treats undriven nets and pins during verification.

#### **TYPE**

String

#### **DEFAULT**

"BINARY:X"

### **ENABLED SHELL MODES**

Setup

#### DESCRIPTION

Use this variable to control the value that Formality assumes for undriven nets and pins.

By default, Formality treats undriven pins and nets in the reference design as BINARY (cut points) and in the implementation design as X. This conservative value results in verification failure if any matched compare point in the reference design is ever controlled by any undriven signal. This ensures that your reference design's behavior is not controlled by any unexpected undriven signals. To be sure your reference and implementation designs propagate undriven net or pin values to compare points identically, you need to specify the value BINARY for this variable.

**Note:** When the **synopsys\_auto\_setup** Tcl variable is set to *true*, Formality sets the **verification\_set\_undriven\_signals** variable to *SYNTHESIS*.

To change the value of the variable, use the **set verification\_set\_undriven\_signals** value variable. Where value is one of the following:

- X: Treats undriven pins and nets as X (don't-care in the reference design and don't-know in the implementation design to be consistent with the simulation).
- Z: Treats undriven pins and nets as Z (high-impedance).
- 0: Treats undriven pins and nets as 0.
- 1: Treats undriven pins and nets as 1.
- 0:X: Treats undriven pins and nets in the reference design as 0 and in the implementation design as X (ensures undriven reference signals are tied to 0 in implementation).
- BINARY: Treats each undriven pin or net as a matchable independent free variable by creating a cut point at each undriven signal. This value results in verification failure when the downstream compare points are controlled by unmatched (undriven signal) cut points.
- BINARY:X: The default. Treats undriven pins and nets in the reference design as BINARY and in the implementation design as X. This value results in verification failure if any matching reference compare point is controlled by any undriven signal.
- SYNTHESIS: Treats reference undriven pins and nets as treated by the Design Compiler tool and implementation undriven pins and nets as BINARY.

The PI value for this variable is deprecated and will be removed in future releases. For this value of the variable, Formality treats undriven pins and nets as BINARY.

# **SEE ALSO**

verification status 377

# verification\_status

Returns the status of the most recent verification, if any.

## **TYPE**

string

# **DEFAULT**

"NOT RUN"

# **DESCRIPTION**

Use this variable to see the status of the most recent verification. Possible values are "SUCCEEDED", "FAILED", "INCONCLUSIVE", "MATCHED", "NOT RUN", "GUIDE".

You cannot change the value of this variable.

# verification\_timeout\_limit

Specifies a wall-clock time limit for verification commands.

#### **TYPE**

string or integer

#### **DEFAULT**

"36:0:0"

#### DESCRIPTION

Use this variable to specify maximum wall-clock time allowed for the **preverify**, **match**, and **verify** commands.

The fBpreverify, **match**, and **verify** commands either run to completion or stop when the value specified by **verification\_timeout\_limit** (default is 36 hours) is reached. If the time limit specified is reached, the tool will interrupt the current state of verification.

You must enter positive integers for hours and minutes. To perform verification until design equivalence is either proven or disproven, specify *none*.

To change the value of this variable, enter **set verification\_timeout\_limit** value, where value is an integer or in hours, minutes, and/or seconds using the following format: hours:minutes:seconds.

For example, to indicate a 60 second time limit, specify 0:0:60. If you specify 60, Formality interprets it as 60:0:0; that is, a 60 hour time limit.

# verification\_verify\_directly\_undriven\_output

Verifies directly-undriven output ports.

## **TYPE**

Boolean

### **DEFAULT**

"true"

## **ENABLED SHELL MODES**

Setup

#### DESCRIPTION

This variable verifies the directly undriven ports.

Setting this variable to **false** to ignore (not verify) the directly-undriven output ports. In the synthesis or verification flow, directly-undriven output ports are typically created for the insertion of scan test circuitry later in the flow.

By default, Formality verifies directly-undriven output ports, which typically fails verification when the **verification\_set\_undriven\_signals** variable is to the default.

To avoid such false failures, set the **verification\_verify\_directly\_undriven\_output** variable to *false*. In a Synopsys flow, if the **synopsys\_auto\_setup** variable is set to *true*, the **verification\_verify\_directly\_undriven\_output** variable is automatically set to *false*.

set\_dont\_verify\_points(2)
synopsys\_auto\_setup(3)

# verification\_verify\_power\_off\_states

Controls whether Formality verifies that the implementation design UPF power domains power off as specified.

#### **TYPE**

String

### **DEFAULT**

"false"

## **ENABLED SHELL MODES**

setup

### **DESCRIPTION**

This variable allows you to ensure that the implementation of a reference design with UPF-specified power domains has matching power domains that power off whenever the reference power domains do. By default, Formality does not verify that implementation design UPF power domains power off as specified. This is because failing to power off does not result in any functional inconsistency.

When this variable is set to *true* the value of the **verification\_force\_upf\_supplies\_on** variable is assumed to be false, and all power states in the design will be verified.

To verify that the implementation powers off correctly, Formality

- treats the power domain boundary pins as hard cutpoints, requiring identical function in reference and

implementation, and

- treats the primary power/ground pins and/or power-down functions on non-exceptional technology library cell instances within the matching implementation region as compare points, to be compared, many-to-one, against the primary power and ground supply nets of the reference power domain.

Exceptional technology library cell instances are those on the following exceptional paths:

- supply paths driving any primary or backup PG pins,
- logic paths driving any ISO or SAVE pins,
- paths that are PI-to-PO wires in the reference design, and
- the direct drivers of power domain boundaries that are driven by isolation cells in the reference design (i.e. cells that are expected to be isolation cells).

Note that Formality imposes no requirement on exceptional library cell instances other than the basic requirement that they must not interfere with the design's functional correctness, which generally means that they must be powered on when expected. It does not require that these cells ever power off.

### **SEE ALSO**

verification\_force\_upf\_supplies\_on

# verification\_verify\_unread\_bbox\_inputs

Controls if unread black-box input pins are matched and verified by Formality.

#### **TYPE**

String

#### **DEFAULT**

"true"

## **ENABLED SHELL MODES**

Setup

#### DESCRIPTION

When this variable is "true", Formality will verify input pins of unread black-box cells. This mode can identify differences when verifying modules that have digital inputs but only produce analog outputs and hence will not have any output pins visible to Formality.

When this variable is "false", black-boxes with no output pins will be marked as unread and Formality will not verify the input pins because such compare points cannot affect the functionality of the outputs of a design.

To change the value of this variable, enter **set verification\_verify\_unread\_bbox\_inputs** value, where value is "true" or "false".

# verification\_verify\_unread\_compare\_points

Allows unread compare points for match and verify by the Formality tool.

### **TYPE**

string

### **DEFAULT**

"false"

# **ENABLED SHELL MODES**

setup

### **DESCRIPTION**

You can verify unread compare points when the variable is set to *true*. Unread compare points are registers and black-box outputs. Unread compare points are

• those points that do not have other compare points in their fanout

Or

• those points that are unread in the unread compare point fanout

By default, the Formality tool does not verify unread compare points because such compare points cannot affect the functionality of the outputs of a design.

You can change the default behavior by setting the variable to *true*. To change the value, use the **set verification\_verify\_unread\_compare\_points** value variable. Where value is *true* or *false*.

# **SEE ALSO**

verification\_verify\_unread\_bbox\_inputs(3)
verification\_verify\_unread\_tech\_cell\_pins(3)

# verification\_verify\_unread\_tech\_cell\_pins

This feature allows unread input pins of tech library cells in the reference design to be matched with unread input pins of tech library cells in the implementation design, and treated as compare points for verification. Unmatched unread input pins of tech library cells in either design will cause a verification failure.

#### **TYPE**

string

#### **DEFAULT**

"true"

### **ENABLED SHELL MODES**

setup

## **DESCRIPTION**

During the set\_top command processing, if Formality finds a tech cell input pin that has no loads inside of the tech cell, that pin is considered to be an unread tech cell pin. For each such pin, Formality will create a black-box cell with one input pin inside of the tech cell and connect it to the unread pin. The name of each new black-box cell will be derived from that of the input pin of tech library cell, and will also include the text "unread". The effect of this design modification will be that no unread input pins of tech library cells will remain in both designs. The unread input pins of tech library cells will be read by individual black-box input pins.

By setting this variable to false, all logic driving unread tech cell input pins will be considered unread and

will not be verified. Be careful with this setting, as part of the design may be excluded from verification.

Unmatched unread input pins of tech library cells in either design will cause a verification failure.

# verification\_verify\_upf\_supplies

Controls whether Formality verifies UPF supply nets as distinct compare points.

#### **TYPE**

String

#### **DEFAULT**

"auto"

## **ENABLED SHELL MODES**

setup

#### DESCRIPTION

By default (auto), Formality verifies UPF supply nets when **verification\_force\_upf\_supplies\_on** is false and the supply nets are matched by name; or when **verification\_verify\_power\_off\_states** is *true*. This variable allows you to override the default and control whether UPF supply nets become compare points, by setting it to *true* or *false*.

If **verification\_verify\_upf\_supplies** is *true* and **verification\_force\_upf\_supplies\_on** is *true*, Formality forces the readers of supply nets to their on values, but not the supply nets themselves, and the supply nets become compare points.

verification\_force\_upf\_supplies\_on verification\_insertup\_upf\_isolation\_cutpoints verification\_verify\_power\_off\_states