DFTMAX[™] Boundary Scan Reference Manual

Version O-2018.06, June 2018

SYNOPSYS®

Copyright Notice and Proprietary Information

©2018 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at http://www.synopsys.com/Company/Pages/Trademarks.aspx.

All other product or company names may be trademarks of their respective owners.

Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. 690 E. Middlefield Road Mountain View, CA 94043 www.synopsys.com

Copyright Notice for the Command-Line Editing Feature

© 1992, 1993 The Regents of the University of California. All rights reserved. This code is derived from software contributed to Berkeley by Christos Zoulas of Cornell University.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- 1.Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- 2.Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
- 3.All advertising materials mentioning features or use of this software must display the following acknowledgement:

This product includes software developed by the University of California, Berkeley and its contributors.

4. Neither the name of the University nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Copyright Notice for the Line-Editing Library

© 1992 Simmule Turner and Rich Salz. All rights reserved.

This software is not subject to any license of the American Telephone and Telegraph Company or of the Regents of the University of California.

Permission is granted to anyone to use this software for any purpose on any computer system, and to alter it and redistribute it freely, subject to the following restrictions:

- 1. The authors are not responsible for the consequences of use of this software, no matter how awful, even if they arise from flaws in it.
- 2.The origin of this software must not be misrepresented, either by explicit claim or by omission. Since few users ever read sources, credits must appear in the documentation.
- 3.Altered versions must be plainly marked as such, and must not be misrepresented as being the original software. Since few users ever read sources, credits must appear in the documentation.
- 4. This notice may not be removed or altered.

	About This Manual
	Customer Support
١.	Boundary-Scan Concepts for IEEE Std 1149.1
	Boundary-Scan Principles
	History of Boundary Scan Methodology
	The Boundary-Scan Cell
	Boundary Scan in Parallel Mode
	Boundary Scan in Serial Mode
	Boundary-Scan Architecture Summary
	Using the Boundary-Scan Path
	Purpose of Boundary-Scan Testing
	Board Test Strategy
	IEEE Std 1149.1 Device Architecture
	Instruction Register
	Instructions
	Using the Instruction Register
	Test Access Port
	Control Signals
	Finite State Machine TAP Controller
	Reset, Exit, and Pause States
	TAP Controller Logic Requirements
	Bypass Register
	Device Identification Register
	Boundary-Scan Register

	Adding Boundary-Scan Cells to Your Design
	Boundary-Scan Design Flow Specifying Boundary-Scan Requirements Inserting Boundary-Scan Logic Verifying IEEE Std 1149.1 Compliance Generating Boundary-Scan Description Language (BSDL) Generating Functional and Leakage Test Vectors
2.	Inserting Boundary-Scan Logic for IEEE Std 1149.1
	General Boundary-Scan Design Requirements Mandatory Design Elements Nonmandatory Design Elements Pad Cells Support for Differential I/O Pad Cells Support for Soft Macro Pad Cells Support for BSR Embedded Pad Cells Missing Mandatory TAP Ports Black Boxes on Design Pads Identifying Linkage Ports
	TAP Controller Initialization
	Choosing an Asynchronous or Synchronous Boundary-Scan Implementation Choosing an Asynchronous Boundary-Scan Implementation
	Choosing Boundary-Scan Components
	Design Requirements for Custom Boundary-Scan Components Requirements for BC_1 Cell Types Synchronous BC_1 Cell Types Asynchronous BC_1 Cell Type Requirements for BC_2 Cell Types Synchronous BC_2 Cell Types

Asynchronous BC_2 Cell Type	2-2
Requirements for BC_4 Cell Types	2-2
Synchronous BC_4 Cell Types	2-2
Asynchronous BC_4 Cell Types	2-2
Requirements for BC_7 Cell Types	2-2
Synchronous BC_7 Cell Types	2-2
Asynchronous BC_7 Cell Types	2-2
TAP Controller Interface Requirements	2-2
Introduction to DW_tap_uc	2-2
Synchronous TAP Controller	2-3
Asynchronous TAP Controller	2-3
Inserting Boundary-Scan Logic	2-3
Analyzing Ports	2-3
Handling Global-Enable Pins	2-3
Inserting Boundary-Scan Register Cells	2-3
Inserting Input Port Boundary-Scan Register Cells	2-3
Inserting Clock Input Port Boundary-Scan Register Cells	2-3
Inserting Two-State Output Port Boundary-Scan Register Cells	2-3
Inserting Tristate Output Port Boundary-Scan Register Cells	2-3
Inserting Bidirectional Port Cells	2-3
Naming Conventions for Boundary-Scan Register Cells	2-4
Grouping BSR Cells	2-4
Synthesizing the Design	2-4
The Effect of Boundary-Scan Register Cell Type Specifications	2-4
BSR Cell Types Allowed on Input Ports	2-4
BSR Cell Types Allowed on Output Ports and Tristate Output Ports	2-4
BSR Cell Types Allowed for Control Cells	2-4
BSR Cell Types Allowed for Bidirectional Ports	2-4
Ordering Boundary-Scan Register Cells	2-4
Inserting the TAP Controller	2-4
Implementing Mandatory, Optional, and User-Defined Instructions	2-4
Setting the Instruction Register Length	2-4
Binary Code Assignments	2-4
Using SAMPLE and PRELOAD Instructions	2-4
Implementing Decoding Logic for Instructions	2-5
User-Defined Test Data Register Requirements	2-5
Connecting the TAP to the User-Defined Test Data Register	2-5

	Specifying Output Port Conditioning	2-55 2-56 2-57 2-58 2-59 2-59
	Generating Mode Signals for the BSR Cells	2-60
	Previewing Your Boundary-Scan Design	2-61
	Optimization Techniques. Merging Boundary-Scan Register Cells. Timing Optimization. Mitigating Timing Impact on the Input Side. Mitigating Timing Impact on the Output Side. Specifying Timing Constraints. Area Optimization.	2-62 2-63 2-63 2-63 2-64 2-65
3.	Inserting Boundary-Scan Logic for IEEE Std 1149.6	
	IEEE Std 1149.6 Overview	3-2
	Boundary-Scan Components for IEEE Std 1149.6 AC/DC Selection Cell AC_SelX AC/DC Selection Cell AC_SelU Output Data Cell AC_1 (Supports INTEST) Output Data Cell AC_2 BIDI Output Cell AC_7 (Supports INTEST) AC Cell Mode Controls General AC Pin Driver Structure Test Receiver With BSR Cells	3-2 3-3 3-4 3-5 3-5 3-6 3-7 3-8 3-9
	The EXTEST_TRAIN Instruction	3-14
	The EXTEST_PULSE Instruction	3-15
4.	Checking IEEE Std 1149.1 Compliance Introduction	4-2 4-2 4-3 4-4

Classifying Violations	4-4
Preparing to Use check_bsd	4-5
Using Compliance-Enable Ports	4-6
Using check_bsd	4-7
Working With check_bsd	4-8
-	4-9
Compliance-Checking Phases	4-9
Phase One: Extracting and Verifying the TAP Controller	4-9
Phase One Process	4-10
Extracting Sequential Cells	4-10
Verifying TAP Ports	4-10
Extracting the TAP Controller State Cells	4-10
Checking TAP Controller Behavior	4-10
Checking TAP Input Halt States	4-11
TAP Port Messages	4-12
Missing TAP Ports [TEST-811]	4-12
No TAP Ports Are Defined [TEST-812]	4-12
TAP Controller State Cell Message	4-12
Insufficient TAP Controller State Flip-Flops [TEST-813]	4-12
Diagnosing State Machine Problems	4-13
Transition, Initialization, and Reset Messages	4-13
Invalid State Transition [TEST-814]	4-14
TRST* Fails to Reset TAP Controller [TEST-816]	4-14
TRST* Fails to Reset TAP Controller Asynchronously [TEST-816a]	4-15
Power-Up Reset Problems [TEST-816b]	4-15
Incorrect Reset Behavior [TEST-822]	4-15
Incorrect Synchronizing Sequence Behavior [TEST-823]	4-15
Initialization by TMS Does Not Match TRST* or	
Power-Up [TEST-850]	4-16
No External TAP Controller Reset Method [TEST-850a]	4-16
State of TDO Port Messages	4-17
TDO Is Incorrectly Active [TEST-817]	4-17
TDO Is Incorrectly Inactive [TEST-818]	4-17
EXTEST opcode is not specified [TEST-820]	4-17
TDO Changes Incorrectly on Rising Edge of TCK [TEST-821]	4-18
TAP Controller Input Port Halt-State Messages	4-19
Missing Pull-Up [TEST-819]	4-19
Invalid State Transition at TCK Halt Low [TEST-883]	4-20
Invalid State Transition at TCK Halt High [TEST-884]	4-20
Phase Two: Extracting the Shift Register Stages of IEEE Std 1149.1 Registers	4-20

Contents ix

Phase Two Process	4-21
Analyzing Clock Signals	4-21
Extracting Register Shift Stage Information	4-22
Extracting Instruction Register Information	4-23
Extracting Bypass Register Information	4-24
Extracting Device Identification Register Information	4-24
Extracting Boundary-Scan Register Information	4-25
Associating BSR Cells With Design Ports	4-26
Register Shift Stage Extraction Messages	4-27
Inversion in TDO Port Cell [TEST-824a]	4-27
	4-28
Cell Driven by Inactive Element [TEST-854]	4-28
	4-28
	4-28
BSR Cannot Update [TEST-861]	4-28
	4-29
TDO Port Not Enabled During Shift_DR [TEST-865]	4-29
Values At The TDO Pin [TEST-1110]	4-29
Pad Cell Is Missing At The TDO Port [TEST-1110a]	4-29
Values At The Pins Of The Shift Flip-Flop [TEST-1111]	4-29
Break In Shift Register Chain Caused By Unknown Value Of Pin [TEST-1112]	4-30
Break In Shift Register Chain Caused By A Feedback	
Loop [TEST-1113]	4-30
TDO Port Is Driven By The Shift Flip-Flop [TEST-1114]	4-30
Data Is Inverted Between TDI And TDO [TEST-1115]	4-30
Instruction Register Messages	4-30
Cannot Access Instruction Register [TEST-825]	4-31
Instruction Register Length [TEST-826]	4-31
Least Significant Bit Loading [TEST-828]	4-31
Instruction Register Updates on Rising Edge of TCK [TEST-844]	4-31
Shift_IR Flip-Flops Not Clocked on Rising Edge of TCK [TEST-851]	4-32
Instruction Register Updates on Rising Edge of TCK but Might Not in the Update	e IR
Control State [TEST-858]	4-32
Bypass Register Messages	4-32
Cannot Access Registers in Test-Logic-Reset State [TEST-830a]	4-32
Cannot Access Bypass Register [TEST-832]	4-33
All-Ones Opcode Selects Multibit Bypass Register [TEST-880]	4-33
	4-33
Device Identification Register Messages	4-34
· · · · · · · · · · · · · · · · · · ·	4-34
	4-34

Contents x

Invalid Manufacturer Code [TEST-836]	4-34
Boundary-Scan Register Messages	4-35
BSR Is Updated on Rising Edge of TCK [TEST-846]	4-35
BSR Cells on Design Port Messages	4-35
Missing BSR Cells on Design Input Port [TEST-838]	4-36
Missing BSR Cells on Design Output Port [TEST-838a]	4-36
BSR Cell Placed on TAP Port [TEST-839]	4-36
BSR Cell Placed on Compliance Port [TEST-840]	4-37
Logic Exists Between BSR Cell and Design Port [TEST-843]	4-37
Tristate Pin Has Multiple BSR Controlling Cells [TEST-849]	4-37
BSR Cell Improperly Merged: Unnecessary Merging [TEST-860]	4-37
BSR Cell Improperly Merged: Too Many Functions [TEST-860a]	4-37
Input BSR Cell At Bidirectional Port Not Detected; Missing Control BSR Cell	TEST. 4-38
1121]	
4-38	
Output BSR Cell Not Detected Because Pad Cannot Propagate Data [TEST-4-38	1123]
BSR Cell %s On Port %s Not Detected Because Control Cell Not Found At F	ort
[TEST-1124]	4-38
Cannot Find BSR Cell At Port Caused By BSR Cell Update Stage Flip-Flop [
1125]	4-39
Phase Three: Extracting Implemented Instructions and Test Data Registers	4-39
Phase Three Process	4-40
Extracting Decoding Pins	4-40
Building an Opcode Set	4-41
Analyzing and Classifying Signatures	4-41
Inferring the SAMPLE and PRELOAD Instructions	4-41
Inferring Other Instructions	4-42
SAMPLE and PRELOAD Instruction Messages	4-43
Opcode Does Not Select Register [TEST-837]	4-44
Missing SAMPLE/PRELOAD Instruction [TEST-841]	4-44
BSR Cell Cannot Capture Logic State of Input Port [TEST-875]	4-44
Unable to Locate Parallel Input for BSR Cell [TEST-890]	4-44
Unable to Locate Parallel Output for BSR Cell [TEST-891]	4-45
Mandatory SAMPLE Instruction Not Implemented [TEST-896]	4-45
Mandatory PRELOAD Instruction Not Implemented [TEST-897]	4-45
Phase Four: Inferring BSR Cell Characteristics	4-46
Phase Four Process	4-46
Analyzing SAMPLE and PRELOAD Rules	4-46

Contents xi

Characterizing the Cell Benavior	4-4
Invalid Capture Descriptor for Instruction (Nonspecific)	4-4
Mismatched BSR Cell Mapping [TEST-871]	4-4
Causes of Mismatched Cell Mappings	4-4
HIGHZ Instruction Messages	4-4
Design Ports Not Inactive During HIGHZ Inference [TEST-870]	4-4
All Design Output Ports Do Not Have Tristate Pads [TEST-943]	4-4
Addressing HIGHZ Instruction Issues	4-4
CLAMP Instruction Messages	4-4
BSR Updates Under CLAMP Instruction [TEST-847]	4-4
Port Not Driven by BSR Cell for Opcode During CLAMP [TEST-874]	4-4
Port Not Driven Or Captured by BSR [TEST-1133]	4-5
List Of Update Flip-Flops Reset Illegally [TEST-1136]	4-5
INTEST Instruction Messages	4-5
Parallel Output of BSR Cell Is Not Driven by INTEST [TEST-886]	4-5
Parallel Output of BSR Cell Invalidly Driven [TEST-887]	4-5
RUNBIST Instruction Messages	4-
BSR Updates Improperly [TEST-848]	4-
Addressing RUNBIST Issues	4-5
EXTEST Instruction Messages	4-
EXTEST Opcode Is Not Specified [TEST-820]	4-
Invalid Capture Source for EXTEST Instruction [TEST-872]	4-5
Invalid Output Conditioning During EXTEST [TEST-873]	4-5
BSR Cell Output Not Driven by Update Flip-Flop in EXTEST [TEST-876].	4-5
Ports Not Being Driven by Their BSR Cell Shift Stage [TEST-1128]	4-
Input and Output Cell Messages	4-8
Output Pins Not Driven by Input Pins During Instruction [TEST-877]	4-
BSR Cell Capture Value Is Not From Input Pin [TEST-878]	4-
Cell Type Messages	4-5
Invalid Number of Capture Descriptors [TEST-882]	4-8
BSR Cell Is Not Standard Type [TEST-889]	4-
BSR Cell Not a Valid Cell Type [TEST-898]	4-
Capture Descriptor Found for BSR Cell [TEST-1129]	4-
Illegal Capture Descriptor for BSR Cell [TEST-1129a]	4-
INTEST Not Supported on Input of BC_4 BSR Cell [TEST-1130]	4-5
INTEST Not Supported on Two-state Output of BC_4 BSR	
Cell [TEST-1131]	4-
Compliance-Enable Patterns Messages	4-
User-Defined Pad Cell Messages	4-5
No Pad Type Found for the Pad Design %s [TEST-920]	4-5

Contents xii

	Data Output Pin Not Found in the Input Pad Design %s [TEST-921] Data Input Pin Not Found in the Output Pad Design %s [TEST-922] Enable Pin Not Found in Tristate Output Pad Design [TEST-923] Differential Pad Design Not Connected to Two Ports of the Same Type [TEST 4-59 Ignoring the Unnecessary Signal Type Pins Specified for the Pad Design %s [926] Output Disable Result Value Not Specified for the Tristate Pad Design %s [TE 928] Enable Pin Not Found or Not Specified for the Bidirectional Pad Design %s. Th Design Will Be Treated As an Open Drain Bidirectional Pad [TEST-929].	TEST- 4-59 EST- 4-59
5.	Generating BSDL and Boundary-Scan Test Vectors	
	Checking IEEE Std 1149.1 Compliance	5-2
	Generating a BSDL File	5-2
	Checking for Reserved Words Controlling Line Length	5-2 5-3
	Boundary-Scan Keywords	5-3
	Boundary Scan Register Label Fields	5-4
	Providing Additional RUNBIST Information	5-5 5-6
	-	
	Generating STIL Patterns	5-7
	BSDL-Based Test Pattern Generation	5-7
	Setting Up the Design Environment	5-9
	Reading the Black-Box Description of the Netlist	5-10
	Reading the BSDL File	5-10 5-11
	Automatic Test Pattern Generation From the BSDL File	5-11 5-12
	Limitations	5-12
	Script Example	5-13
	Generating WGL Patterns	5-13
	Generating Verilog Testbench	5-14
	Generating Manufacturing Test Vectors	5-14
	Boundary-Scan Logic Reset Mechanism Test Vectors	5-15
	TAP Controller Transition Test Vectors	5-15
	Boundary-Scan Logic Instructions Test Vectors	5-15

Contents xiii

Boundary-Scan Register Test Vectors	5-16
Leakage Failures Test Vectors	5-16
Creating DC Parametric Test Vectors	5-16
Setting Input Switching Limits	5-17
Setting Output Switching Limits	5-18
Testing All Input and Output Port Value Transitions	5-18

Contents xiv

Preface

This preface includes the following sections:

- About This Manual
- Customer Support

About This Manual

The *DFTMAX Boundary Scan Reference Manual* describes the boundary-scan functionality provided by the tool.

The boundary-scan feature of the DFTMAX tool generates your boundary-scan logic and optimizes it to reduce its impact on area as well as timing. It verifies that your design conforms to IEEE Standard 1149.1 and generates a Boundary-Scan Description Language (BSDL) file and test vectors for the design. It also synthesizes IEEE Standard 1149.6 logic and generates IEEE Standard 1149.6 BSDL file.

Audience

The primary readers of the *DFTMAX Boundary Scan Reference Manual* are ASIC design engineers who are implementing boundary-scan logic and who are already familiar with the Design Compiler product.

A secondary audience is manufacturing engineers who develop tests for boards that include these boundary-scan devices.

Related Publications

For additional information about the DFTMAX tool, see Documentation on the Web, which is available through SolvNet at the following address:

https://solvnet.synopsys.com/DocsOnWeb

You might want to refer to the documentation for the following related Synopsys products:

- Design Compiler[®]
- TetraMAX[®]
- VCS[®]

These documents supply additional information:

- DFTMAX Boundary Scan User Guide
- Supplement to IEEE Std 1149.1-1990, IEEE Standard Test Access Port and Boundary-Scan Architecture
- IEEE Std 1149.1-1993 Standard Test Access Port and Boundary-Scan Architecture
- IEEE Std 1149.1-2001 Standard Test Access Port and Boundary-Scan Architecture
- IEEE Std 1149.6-2003 Standard Test Access Port and Boundary-Scan Architecture

Release Notes

Information about new features, changes, enhancements, known limitations, and resolved Synopsys Technical Action Requests (STARs) is available in the *DFTMAX Design-For-Test Release Notes* in SolvNet.

To see the DFTMAX Design-For-Test Release Notes,

- Go to the Download Center on SolvNet located at the following address: https://solvnet.synopsys.com/DownloadCenter
- 2. Select "DFT Compiler (Synthesis)," and then select a release in the list that appears.

Conventions

The following conventions are used in Synopsys documentation.

Convention	Description
Courier	Indicates syntax, such as write_file.
Courier italic	Indicates a user-defined value in syntax, such as write_file design_list.
Courier bold	Indicates user input—text you type verbatim—in examples, such as
	<pre>prompt> write_file top</pre>
[]	Denotes optional arguments in syntax, such as write_file [-format fmt]
	Indicates that arguments can be repeated as many times as needed, such as pin1 pin2 pinN
I	Indicates a choice among alternatives, such as low medium high
Ctrl+C	Indicates a keyboard combination, such as holding down the Ctrl key and pressing C.
1	Indicates a continuation of a command line.
1	Indicates levels of directory structure.
Edit > Copy	Indicates a path to a menu command, such as opening the Edit menu and choosing Copy.

Customer Support

Customer support is available through SolvNet online customer support and through contacting the Synopsys Technical Support Center.

Accessing SolvNet

The SolvNet site includes a knowledge base of technical articles and answers to frequently asked questions about Synopsys tools. The SolvNet site also gives you access to a wide range of Synopsys online services including software downloads, documentation, and technical support.

To access the SolvNet site, go to the following address:

https://solvnet.synopsys.com

If prompted, enter your user name and password. If you do not have a Synopsys user name and password, follow the instructions to sign up for an account.

If you need help using the SolvNet site, click HELP in the top-right menu bar.

Contacting the Synopsys Technical Support Center

If you have problems, questions, or suggestions, you can contact the Synopsys Technical Support Center in the following ways:

- Open a support case to your local support center online by signing in to the SolvNet site at https://solvnet.synopsys.com, clicking Support, and then clicking "Open A Support Case."
- Send an e-mail message to your local support center.
 - E-mail support_center@synopsys.com from within North America.
 - Find other local support center e-mail addresses at https://www.synopsys.com/support/global-support-centers.html
- Telephone your local support center.
 - o Call (800) 245-8005 from within North America.
 - Find other local support center telephone numbers at https://www.synopsys.com/support/global-support-centers.html

1

Boundary-Scan Concepts for IEEE Std 1149.1

This chapter describes background concepts and terminology for boundary scan, as well as specific elements of IEEE Std 1149.1.

This chapter includes the following sections:

- Boundary-Scan Principles
- IEEE Std 1149.1 Device Architecture
- Boundary-Scan Design Flow


Boundary-Scan Principles

The fundamental component of the boundary-scan architecture is the boundary-scan cell. It can shift data through the device core logic or around the core logic, depending upon the test mode selected. These principles are discussed in the sections that follow.

History of Boundary Scan Methodology

In the mid-1980s, a group of European test engineers, calling themselves the Joint European Test Action Group (JETAG), began to develop a methodology for including board-level test functionality into chip-level devices. When North American engineers joined the group, the group name became the Joint Test Action Group (JTAG). This group decided on a serial shift register that wrapped around the boundary of the device (Figure 1-1), which they called Boundary Scan. This group is responsible for the international standard for boundary scan, the IEEE Std 1149.1.


Figure 1-1 Serial-Shift Register Around Boundary of Device



The Boundary-Scan Cell


Each primary input signal and primary output signal emanating from the core logic is supplemented at the top level with a multipurpose memory element called a "boundary-scan cell" (See Figure 1-2). Cells on device primary inputs are called *input cells*; cells on primary outputs are called *output cells*.

Figure 1-2 Boundary-Scan Cell



These boundary-scan cells can capture data into the device core logic in parallel mode (PI to PO), or shift it around the device core logic in serial mode (SI to SO), depending upon the mode of testing you choose. Figure 1-3 illustrates the serial and parallel nature of boundary-scan cells.


Figure 1-3 Serial Shift and Parallel Capture in Boundary Scan



Boundary Scan in Parallel Mode


In the parallel operation mode, the collection of boundary-scan cells is configured into a parallel-in, parallel-out shift register. A parallel load operation is called a "capture" operation. During the capture operation, signal values on device input pins are loaded into input cells, and signal values passing from the core logic to device output pins are loaded into output cells (see Figure 1-4).

Figure 1-4 Parallel Capture Operation



A parallel unload operation is called an "update" operation. During the update operation, signal values present in the input cells are passed from the device input pins into the core logic, replacing values on the device input pins, and signal values already present in the output scan cells are passed out through the device output pins, replacing output values generated by the core logic (see Figure 1-5).


Figure 1-5 Parallel Update Operation



Boundary Scan in Serial Mode

Data can also be shifted around the shift register in serial mode, starting from a dedicated test data in (TDI) device input pin and terminating at a dedicated device output pin, called test data out (TDO). The test clock (TCK) is fed in through yet another dedicated device input pin and the mode operation is controlled by a dedicated test mode select (TMS) serial control signal (see Figure 1-6).


Figure 1-6 Boundary-Scan Serial Mode



Boundary-Scan Architecture Summary

The concepts of boundary scan operating in parallel mode and in serial mode are summarized in Figure 1-7.

Figure 1-7 Boundary-Scan Concepts Summarized




Using the Boundary-Scan Path

At the device level, the boundary-scan elements contribute nothing to the functionality of the core logic. In fact, the boundary-scan path is independent of the function of the device. The value of the scan path is at the board level, because it allows you to test many devices at the same time.

Figure 1-8 shows a board containing four boundary-scan devices. It contains the following configuration:

- An edge-connector input called TDI is connected to the TDI of the first device.
- TDO from the first device is connected to TDI of the second device, and so on, creating
 a global scan path terminating at the edge connector output called TDO.
- TCK is connected in parallel to each device TCK input, and TMS is connected similarly to each device TMS input.

Figure 1-8 Using the Boundary-Scan Path



Thus specific tests can be applied to individual devices through the global boundary-scan path by

- Loading stimulus values into the appropriate input boundary scan cells through the edge-connector TDI (shift-in operation)
- Capturing device responses (capture operation)
- Applying stimulus (update operation)
- Shifting the response values out to the edge connector TDO (shift-out operation)

Purpose of Boundary-Scan Testing

Boundary scan's primary purpose is to test for manufacturing defects such as

- · Missing devices
- · Damaged devices
- Open and short circuits
- Misaligned devices
- Wrong devices

These manufacturing defects can be caused by

- Electrical shock (electrostatic discharge)
- Mechanical shock (poor handling)
- Thermal shock (solder hot spots)

If such defects occur, they are likely to be present in the periphery of the device, in the solder, or in the interconnect between devices. Damage to the core logic of the device is rarely seen without damage to the periphery as well.

Thus the boundary-scan logic is well placed—at the boundary of the core logic of the device and at the boundary of the interconnect paths between devices.

Boundary-scan testing can be used to test the core logic functionality of a device or the interconnect structure between devices. Testing the core logic functionality of a device is called internal testing (Intest), and testing the interconnect structure is called external testing (Extest).

External testing provides a method to search for opens and shorts, and to test for manufacturing defects around the periphery of the device. Internal testing provides a method for testing the minimum functionality of the core logic of the device, such as existence testing.

Board Test Strategy

A general-purpose strategy for testing a boundary-scan board can be performed in three steps:

1. Perform a boundary-scan infrastructure test.

This step tests the IEEE Std 1149.1 logic.

2. Apply stimulus and capture responses across the interconnect structures between the devices on the board. (This is the major application of boundary scan.)

This step tests the regions most susceptible to assembly damage caused by electrical, mechanical, or thermal shock.

3. Either carry out a limited existence test on the individual devices or initiate device self-test routines.

This step tests that the right devices are in their correct positions on the board. Device self-test can be as limited as an existence test, or it can perform its own testing to greater than 98% fault coverage.

IEEE Std 1149.1 Device Architecture

The IEEE Std 1149.1 architecture contains the following elements:

- An n-bit (n > = 2) instruction register (IR), holding the current instruction
- Four required and one optional test pins, collectively referred to as the test access port (TAP) (These pins are shown in Table 1-1.)


Table 1-1 Test Access Port Pins

Test pin name	Description
TDI	Test Data In
TMS	Test Mode Select
TCK	Test Clock
TDO	Test Data Out
TRST*	Test Reset (IEEE Std 1149.1 Optional)

- A finite state machine TAP controller with inputs TCK and TMS
- A 1-bit bypass register
- An optional 32-bit identification register capable of being loaded with a permanent device identification code
- A boundary-scan cell on each device primary input and primary output pin, connected internally to form a serial scan path (collectively called the *boundary-scan register*)

The architecture is shown in Figure 1-9.

Figure 1-9 IEEE Std 1149.1 Chip Architecture



At any one time, only one register (bypass, boundary scan, instruction, or identification) can be connected between TDI and TDO. The decoded output of the instruction register identifies the register to be made active.

The IEEE 1149.1 standard allows one master TAP and one boundary-scan register (BSR) chain in a SoC Design. Embedded TAPs must be controlled with a compliance-enable signal. However, the embedded BSR chains can be concatenated with the top level BSR chain. The concatenated chain can be controlled by the Master TAP.

Each part of the architecture is discussed in the sections that follow.

Instruction Register

The instruction register has a shift section that can be connected to TDI and TDO, and a hold section, which holds the current instruction. There might be some decoding logic between the two sections, depending on the width of the register and the number of different instructions.

The TAP controller originates the control signals sent to the instruction register. The signals can either cause a shift-in, shift-out through the instruction register shift section, or cause the contents of the shift section to be passed across to the hold section in an update operation. It is also possible to load certain hard-wired values into the shift section of the instruction register in a capture operation.

The instruction register must be at least 2 bits long to allow coding of the three mandatory instructions, but the maximum length of the instruction register is not defined. The DW_tap_uc component from the foundation library specifies the maximum length of the IR to be 32 bits.

In capture mode, the two least significant bits (those bits closest to the TDO) must capture a 01 pattern, as shown in Figure 1-10. The values captured into higher-order bits are not defined by the standard. The higher-order bits can be used as an informal identification code register, for example. If the 32-bit identification register is not implemented, the instruction register can capture an informal identification code.

Decoded output to selected data register Internal Scan Chains Core Logic Hold Elements TDI-**►**TDO **Bypass** Identification Register Decoder Instruction Register То From TMS TCK TAP TDO TDI Shift Register Controller ➤ ClockDR Instruction Register length ≥ 2 **▶** ShiftDR **Test Access** TMS-▶ UpdateDR → ClockIR Port ➤ ShiftIR TCK_ → UpdateIR Controller ▶ Enable TRST* ➤ Select ▶ Reset*

Figure 1-10 Instruction Register

Figure 1-11 shows an implementation of a typical instruction register cell.




Figure 1-11 Typical Instruction Register Cell Design

Instructions

The IEEE Std 1149.1 describes four mandatory instructions:

EXTEST

The EXTEST instruction selects the boundary-scan register and performs operations on both the input boundary-scan register cells and on the output boundary-scan register cells. During EXTEST, all output boundary-scan register cells apply the value they hold to the output ports. This is the update operation in EXTEST. During the same EXTEST instruction, all input boundary-scan register cells can sample the values coming into the device. This is the capture operation in EXTEST. Thus, the EXTEST instruction allows for the testing of interconnections at the board level between different devices.

BYPASS

The bypass instruction causes the device under test to be bypassed. The BYPASS instruction is assigned the all-1s code. When it is executed, it causes the bypass register to be placed between the TDI and TDO pins.

By definition, the initialized state of the hold section of the instruction register contains the BYPASS instruction, unless the informal identification register is implemented, in which case the IDCODE instruction is present in the hold section.

SAMPLE

The SAMPLE instruction selects the boundary-scan register. During SAMPLE instruction, the operations of the test logic have no effect on the operations of the on-chip system logic or on the flow of signals between the system pins and the on-chip system logic. During SAMPLE instruction, the states of all the signals flowing from the on-chip

system logic or through the system pins (input or output) are captured in the boundary-scan register cell (on the rising edge of TCK in the Capture-Dr controller state).

PRELOAD

The PRELOAD instruction selects the boundary-scan register. During PRELOAD instruction, the operations of the test logic have no effect on the operations of the on-chip system logic or on the flow of signals between the system pins and the on-chip system logic. During PRELOAD instruction, parallel output registers/latches included in the boundary-scan register cells, load the data held in the associated shift-register stage (on the falling edge of TCK in the Update-Dr controller state).

Optionally, you can merge the SAMPLE and PRELOAD instructions by using the same opcodes.

See "Binary Code Assignments" on page 2-49 for codes for implementing the aforementioned mandatory instructions.

The IEEE Std 1149.1 defines a number of optional instructions. Optional instructions include

INTEST

The INTEST instruction selects the boundary-scan register before applying test to the core logic of the device.

IDCODE

The IDCODE instruction makes the identification register between TDI and TDO active, before loading the identification code and reading it out through TDO.

Note:

If there is no device identification register (IDCODE) in the design, the BYPASS instruction is loaded into the instruction register during test logic reset.

USERCODE

The USERCODE instruction selects the device identification register (DIR), which allows you to program the IDCODE. You must specify the IDCODE prior to this instruction.

RUNBIST

The RUNBIST instruction initiates an internal self-test routine and places the pass/fail result register between TDI and TDO.

Two instructions introduced in the revised IEEE Std 1149.1a are

CLAMP

The CLAMP instruction is established initially with the SAMPLE and PRELOAD instructions. It drives preset values onto the outputs of devices and then, unlike the SAMPLE and PRELOAD instructions, it selects the bypass register between TDI and

TDO. CLAMP can be used to set values on the outputs of certain devices to avoid bus contention problems, for example.

HIGHZ

The HIGHZ instruction is similar to CLAMP, but it leaves the device output pins in their high impedance state. HIGHZ also selects the bypass register between TDI and TDO.

All instruction opcodes except BYPASS are undefined. Because four instructions are mandatory, the minimum length of the instruction register is 2 bits. The maximum length when using the DFTMAX tool is 32 bits. Any particular instruction can have more than one code and unused codes are mandated by IEEE Std 1149.1 to be interpreted as BYPASS.

Note:

TCK

The designer can use certain codes to implement private instructions, that is, instructions whose functions are not made public. In these circumstances, the designer must define these codes to be private so that the user can avoid loading the codes. All unused codes must decode to BYPASS.

Using the Instruction Register

This section discusses how to load the instruction register and how to decode its contents. Figure 1-12 shows three devices on a circuit board, each connected in parallel to the board level TMS and TCK circuits. Chip 1 is connected to the board's TDI. Each subsequent chip's TDI is connected to the previous chip's TDO.

Chip1

Chip2

Chip3

Chip3

Board

TDI

TDO
TDI

TDO
TDI

Internal

Figure 1-12 Using the Instruction Register

In Figure 1-12, Chip 1 is placed in bypass mode, and Chip 2 and Chip 3 are placed in extest mode. Chip 1 is placed in bypass mode so that the time to get test stimulus to subsequent devices is reduced. Chip 2 and Chip 3 are placed in extest mode so that those devices can be readied for tests to check the interconnect between them.

To set these modes, it is necessary to load the bypass instruction (all-1s) into the instruction register of Chip 1, and the extest instruction (all-0s) into the instruction registers of Chip 2 and Chip 3.

This is accomplished in three steps:

- 1. Connect the instruction registers of all three devices between their respective TDI and TDO pins. This is done from the TAP controller by way of the TMS line, which is connected in parallel to each device.
- 2. Load the appropriate instructions into each chip's instruction register. If each instruction register is 2 bits long, this operation is a serial load of 110000 into the board TDI, which places 00 on each of the instruction registers of Chips 2 and 3, and 11 on the instruction register of Chip 1. The instruction registers are now set up with the correct instructions loaded in their shift sections.
- Continue with the values on TMS to cause each TAP controller to issue the control signal
 values to cause the value in the shift sections of the instruction registers to be transferred
 to the hold sections where they become the current instruction. This is the Update
 operation.

At this point the instructions are carried out:

- 1. Chip 1 deselects the instruction register and selects the bypass register between TDI and TDO.
- 2. Chips 2 and 3 deselect their instruction registers and select their boundary-scan registers between TDI and TDO.
- 3. Chips 2 and 3 are now ready for the extest operation.

The resulting states of the three devices are shown in Figure 1-13.





Figure 1-13 Board After Instruction Register Sequence

Test Access Port

The test access port (TAP) consists of four mandatory terminals plus one optional terminal. Its elements are shown in Figure 1-14.

Figure 1-14 Test Access Port



The five terminals are

- Test data in (TDI)
 Serial test data in with a default of 1 (pullup).
- Test data out (TDO)
 Serial test data out with a default of Z. Only active during a shift operation.
- Test mode select (TMS)
 Serial input control signal with a default of 1 (pullup).
- Test clock (TCK)
 Dedicated test clock, any convenient frequency.
- Test reset (TRST*) (IEEE Std. 1149.1 optional)
 Asynchronous TAP controller reset with default of 1 (pullup) and active low.

Several additional terminals are included in the TAP controller. They are listed in Table 2-3 on page 2-27. For more information about each of these terminals, refer to the *DFTMAX Boundary Scan User Guide* or the IEEE Std. 1149.1 Specification.

Control Signals

The TMS, TCK, and TRST* terminals go to a finite state machine controller that produces control signals. These signals include dedicated signals to the instruction register and generic signals to all data registers. The finite state machine is shown in Figure 1-16 on page 1-19.

The following are dedicated signals to the instruction register:

- ClockIR
- ShiftIR
- UpdateIR

The following are generic signals to all data registers:


- ClockDR
- ShiftDR
- UpdateDR

The following are additional generic signals:

- Select
- Reset
- Enable

The TAP controller is illustrated in Figure 1-15.


Figure 1-15 TAP Controller



Finite State Machine TAP Controller

The TAP controller contains 16 states. The state diagram is shown in Figure 1-16.


Figure 1-16 State Table for the TAP Controller



The state table is described as follows:


- A state transition occurs on the positive edge of TCK, and output values change on the negative edge of TCK. The value on the state transition arcs is the value of TMS.
- The TAP controller is initialized in the "Test_Logic Reset" state, the "Asleep" state. While TMS remains at its default of 1, the state remains unchanged. (See Figure 1-17.)

Figure 1-17 TAP Initialization State



 Pulling TMS low causes a transition to the Run_Test Idle state, the "Awake and Do Nothing" state. (See Figure 1-18.)

Figure 1-18 TAP TMS Transition From Initialization State



 Typically, the next state selected is the Select_IR_Scan state so that the TAP can be ready to load and execute a new instruction. An additional "11" sequence on TMS achieves this. (See Figure 1-19.)

Figure 1-19 TAP Ready to Load and Execute State



 From here the TAP controller can move through the various Capture_IR, Shift_IR, Update_IR states as required. (See Figure 1-20.)




Figure 1-20 TAP State Table for the Instruction Column

Instruction Column

- The last operation in the instruction column is the Update_IR operation. Here the
 instruction loaded into the shift section of the instruction register is transferred to the hold
 section to become the current instruction.
- The instruction register is then deselected as the register connected between TDI and TDO. The data register is selected if the value shifted out of TMS = 1. The Run_Test/Idle state is selected if the TMS = 0. (See Figure 1-21.)

Run-Test/Idle Select_DR-Scan

Update_IR

1 0

Data Column Instruction Column

Figure 1-21 Update_IR Transitions to Data Register or Idle State

• If the data register is selected, the target register can be manipulated with the generic Capture_DR, Shift_DR, and Update_DR control signals. (See Figure 1-22.)




Figure 1-22 TAP State Table for Data Column

Reset, Exit, and Pause States

There is no master reset to the TAP controller if the optional TRST* instruction is not implemented. The TAP controller is mandated to power up in the Test_Logic Reset state. If there is a need to initialize the controller again, it can be done by holding TCK up to a maximum of five clocks with either TMS set to the default or TMS set to 1.

Each of the main branches of the state table contains additional Exit and Pause states. The Exit1 state allows a transition from the Shift operation to Update. It also allows the controller to be placed in a Pause state.

The Pause state might be necessary if, for example, all devices have their boundary-scan registers selected as the data registers and an external tester pin channel is either loading or unloading tester data. This particular event can happen when EXTEST is used to test interconnect structures.

In another situation, the length of the chained boundary-scan registers might be longer than the memory associated with the tester channel. In this case, it is necessary to update or unload the content of the channel memory before resuming the shift operation through the boundary-scan path. The Pause state enables this action, and the Exit2 state allows a return to the shift operation.


TAP Controller Logic Requirements

In general, a TAP controller requires four state flip-flops and another four flip-flops to hold the values of certain output signals.

Bypass Register

The bypass register is a 1-bit register that is selected by the BYPASS instruction. It is shown in Figure 1-23.


Figure 1-23 Bypass Register



The bypass register provides a basic shift function. There is no parallel output, which means that the Update_DR control has no effect on the register, but there is a defined effect with the Capture_DR control—the register captures a hard-wired value of 0.

A typical bypass register design is shown in Figure 1-24.


Figure 1-24 Typical Bypass Register Design



Device Identification Register

The device identification register (DIR), which is optional, is a 32-bit register with capture and shift modes of operation. It is shown in Figure 1-25.

Figure 1-25 Device Identification Register



Note:


Capture value for the USERCODE uses the same DIR.

The captured 32 bits identify the device through the following fields:

- Bit 0 (least significant bit—LSB) is always 1.
- Bits 1-11 identify the manufacturer of the device by using a compact form of the JEDEC identification code.
- Bits 12-27 provide a 16-bit free-format part number field.
- Bits 28-31 provide a 4-bit free format field to specify up to 16 different versions of the same basic device.

After it is captured, the 32-bit identification code can be shifted out through TDO for inspection. Figure 1-26 shows a possible implementation of the 32-bit register.

Figure 1-26 Device Identification Register Bits



On power-up, either the least significant bit of the identification register or the contents of the bypass register must be loaded into the hold stage of the device's boundary-scan register. This requirement is mandated by IEEE Std 1149.1.

Boundary-Scan Register

Boundary-scan cells are placed on device signal input, output, bidirectional, and tristate ports. These boundary-scan cells are linked together to form the boundary-scan register. The order of linking is determined by the physical adjacency of the pins or by layout constraints. The boundary-scan register is shown in Figure 1-27.




Figure 1-27 Boundary-Scan Register

The boundary-scan register is selected by the EXTEST, SAMPLE, PRELOAD, and INTEST instructions.

Boundary-Scan Cells

A number of BSR cells are defined by IEEE Std 1149.1b. They are detailed in the following sections.

The BC_4 Cell

A basic boundary-scan cell is shown in Figure 1-28. The basic cell contains the minimal functionality to support boundary scan. It contains capture and shift, but not update functionality. The mandatory instructions in IEEE Std 1149.1 do not require update on input scan cells. The basic cell can be used on devices that are sensitive to extra loading on the data_in signals, such as system clocks. This cell is identified as a BC_4 cell by IEEE Std 1149.1b. Whenever the BC_4 cell is mentioned in this document, it refers to the design shown in Figure 1-28.

_Data_Out Data In (to system logic) (from system pin) Shift_DR G Scan Out Q (to next BS cell) 1D Scan_in 1 (from last BS cell) CAP Clock_DR_ C1

Figure 1-28 Basic Boundary-Scan Cell—BC_4

The benefit to using the BC_4 cell is that it is small. It has only one flip-flop and only one multiplexer (MUX). It is observable but it is not controllable. Because of this, the INTEST instruction cannot be supported on the BC_4 BSR cell.

The BC_1 Cell

A more generic boundary-scan cell is shown in Figure 1-29. This cell is full featured, containing capture, shift, and update functionality. The generic boundary-scan cell can be used for both input and output boundary-scan cells. The generic boundary-scan cell has separate flip-flops for the shift and hold functions. By using this generic boundary-scan cell, you can shift through the shift path without disturbing the hold data. This cell is identified as a BC_1 cell by IEEE Std 1149.1b. Whenever the BC_1 cell is mentioned in this document, it refers to the design shown in Figure 1-29. The mode signal generation for the BC_1 cell is shown in Table 1-2.

Table 1-2 Mode Signal Generation for BC_1


Instruction	Mode for input cell	Mode for output cell
EXTEST	1	1
SAMPLE	0	0
PRELOAD	0	0
INTEST	1	1 ^a
RUNBIST	1	1

Table 1-2 Mode Signal Generation for BC_1 (Continued)

Instruction	Mode for input cell	Mode for output cell
CLAMP	1	1
BYPASS	0	0

a. If you do not want these instructions to drive the output pins with preloaded data held in the boundary-scan register, then these instructions are not needed to determine the state of the mode signal. Instead, the HIGHZ instruction must be added to the output enable logic to force every system output pin to an inactive drive state.

Figure 1-29 Basic Boundary-Scan Cell—BC_1



The BC_1 cell is useful because it is both controllable and observable. It supports the INTEST instruction when it is placed on input ports.

The BC_2 Cell

Another type of generic boundary-scan cell is shown in Figure 1-30. It is quite similar to the BC_1 cell. The difference in behavior between the two cells is the value captured in the capture flip-flop when the mode signal is active. In the BC_1 cell, the value captured is the value of the primary input (data_in). In the BC_2 cell, the value captured is the value of the update flip-flop. The mode signal generation for the BC_2 cell is shown in Table 1-3.

Table 1-3 Mode Signal Generation for BC_2

Instruction	Mode for Input Cell	Mode for Output Cell
EXTEST	0	1
SAMPLE	0	0
PRELOAD	0	0
INTEST	1	Not supported
CLAMP	X	1
RUNBIST	X	1 ^a
BYPASS	0	0

a. If you do not want these instructions to drive the output pins with preloaded data held in the boundary-scan register, these instructions are not needed to determine the state of the mode signal. Instead, the HIGHZ instruction must be added to the output enable logic to force every system output pin to an inactive drive state.

Data_out (to system pin) G Data In from system logic Shift_DR Scan_Out (to next BS|cell) G 1 1D Q Q 1D 1 UDP CAP > C1 C1 Scan_in (from last BS cell) Clock_DR Update_DR

Figure 1-30 Basic Boundary-Scan Cell—BC_2

As a result of this difference, the BC_2 cell is more testable than the BC_1 cell.

Note:

IEEE Std. 1149.1 does not support INTEST for BC_2 cells on output2. An output2 is a cell that drives a two-state output (either symmetric or asymmetric).

The BC_7 Cell

One cell can combine the function of two generic cells for bidirectional ports. The combined boundary-scan cell is shown in Figure 1-31. Depending on the value of the mode1 signal, the cell is either a boundary-scan cell for the input side or a boundary-scan cell for the output side of the bidirectional port. The mode signal generation for the BC_7 cell is shown in Table 1-4.


Table 1-4 Mode Signal Generation for BC_7

Instruction	Mode1	Mode 2	Mode 3
EXTEST	1	0	1
SAMPLE	0	0	1
PRELOAD	0	0	1
INTEST	0	1	0
CLAMP	1	Χ	1

Table 1-4 Mode Signal Generation for BC_7 (Continued)

Instruction	Mode1	Mode 2	Mode 3
RUNBIST	Х	Х	0
HIGHZ	X	Χ	0

Figure 1-31 Generic Boundary-Scan Cell—BC_7 for Bidirectional Pins



Note:

The BC_7 cell can be configured in only one function at a time. It is well suited to bidirectionals that are tested at a given time as inputs or as outputs.

This cell is identified as a BC_7 cell by IEEE Std 1149.1b. Whenever the BC_7 cell is mentioned in this document, it refers to the design shown in Figure 1-31.

Adding Boundary-Scan Cells to Your Design


Primarily, boundary-scan cells must be provided on all device input and output signal pins, with the exception of Power, Ground, and other analog signals. Note that there must be no logic between the pin and the boundary-scan cell with the exception of driver amplifiers or other forms of analog circuitry.

In the case of pin fanin, boundary-scan cells should be provided on each primary input to the core logic. In this way, each input can be set up with an independent value, thus providing the maximum flexibility for intest and assisting in checking for opens and shorts on input to the boundary-scan cell.

Similarly, for the case of pin fanout—if each output pin has a boundary-scan cell, EXTEST can set different and independent values.

Where there are tristate output pins, there must be a boundary-scan cell on the status control signal into the output driver buffer. A simple example of a tristate output pin is shown in Figure 1-32.

Figure 1-32 Control of Tristate Outputs



Up to three boundary-scan cells are required for bidirectional I/O pins—one on the input side, one on the output side, and one to allow the control of the I/O status. You can also use a BC_7 cell for the input/output data and combine it with a control cell to achieve the same result. A simple bidirectional pin is shown in Figure 1-33.




Figure 1-33 Control of Bidirectional I/O Pins

Accessing Other Core Logic Registers

IEEE Std 1149.1 allows for the definition and use of private instructions to access internal shift registers. For example, an optional instruction that accesses internal registers is RUNBIST.

RUNBIST is defined in IEEE Std 1149.1. Built-in self-test (BIST) must be self-initializing, and it must target a self-test result register between TDI and TDO. The TAP controller remains in its run-test/idle state for the duration of the test. The self-test clock can be TCK or some other suitable clock. When self-test is completed, the targeted register takes and holds the pass or fail result. This value cannot be changed by any subsequent pulses of TCK. This allows different length self-tests to be performed on different devices, so that when the self-test is complete across the entire board, all values can be clocked out.

Boundary-Scan Design Flow

Consider boundary-scan synthesis in the context of the entire IC-design process. It cannot be executed in isolation from the other tasks associated with developing a robust and appropriate boundary-scan interface for an integrated circuit.

Defining the boundary-scan architecture required for the integrated circuit requires understanding the types of testing tasks that are to be executed at the board or system level.


After boundary-scan logic insertion, the design must be checked for compliance with the IEEE Std 1149.1. Tolerable and intolerable violations of the standard must be analyzed and addressed, where necessary.

Manufacturing test vectors for the synthesized boundary-scan logic must be generated.

A description of the boundary-scan design (BSDL) must be generated for board test tools.

Figure 1-34 shows a design flow for creating boundary-scan logic on an integrated circuit.

Figure 1-34 Boundary-Scan Design Flow



Specifying Boundary-Scan Requirements

When you create a boundary-scan design, you must first prepare the interface between the core logic of your design and the top level. You must also define all the elements that are to be a part of the design. These steps include

- Ensuring each port of your top-level design has a corresponding pin
- Ensuring each TAP port has a corresponding pin
- Identifying boundary-scan instructions to be used

Inserting Boundary-Scan Logic

During boundary-scan logic insertion, the tool synthesizes the design automatically. You control optimization within each command's user interface.

Verifying IEEE Std 1149.1 Compliance

Check the compliance of your design against the IEEE Std 1149.1. This aids in the testing of diverse designs on circuit boards. If your design is noncompliant, this step can assist you in examining the causes and eliminating problems.

Generating Boundary-Scan Description Language (BSDL)

The characteristics of the boundary-scan architecture must be captured for downstream use by board- and system-level test generation tools.

If a Boundary-Scan Description Language (BSDL) file exists for the boundary-scan design, an automated test equipment (ATE) program generator can read it and map the circuit's linkage to other circuits on the board, creating a board test.

Generating Functional and Leakage Test Vectors

Because boundary scan adds additional logic to your design, it is important to check its functionality on the tester. By generating a set of vectors that are dedicated to boundary-scan logic testing, you can verify this portion of the design. You can use these vectors for functional simulation or you can use them to get more accurate fault coverage on your completed design. The presence of boundary-scan logic close to the pads of your design enables you to characterize the pads using DC-parametric techniques. Leakage test

vectors can be generated with the rest of the functional vectors to make DC-parametric testing possible. For more information on DC-parametric, see the *DFTMAX Boundary Scan User Guide*.

2

Inserting Boundary-Scan Logic for IEEE Std 1149.1

This chapter describes how to insert boundary-scan logic into your design and preview the results before compliance checking. Various sections describe boundary-scan requirements, initializing and inserting the TAP controller, and implementing instructions.

This chapter includes the following sections:

- General Boundary-Scan Design Requirements
- TAP Controller Initialization
- Choosing an Asynchronous or Synchronous Boundary-Scan Implementation
- Choosing Boundary-Scan Components
- Design Requirements for Custom Boundary-Scan Components
- Inserting Boundary-Scan Logic
- The Effect of Boundary-Scan Register Cell Type Specifications
- Ordering Boundary-Scan Register Cells
- Inserting the TAP Controller
- Implementing Mandatory, Optional, and User-Defined Instructions
- Generating Mode Signals for the BSR Cells

- Previewing Your Boundary-Scan Design
- Optimization Techniques

General Boundary-Scan Design Requirements

After you load your top-level design description, you can insert boundary-scan logic into it.

While a minimum set of design elements must be present before you use the <code>insert_dft</code> command, there are also some design elements that, although not required, you might choose to incorporate.

Mandatory Design Elements

You must perform the following activities on your design to run insert dft successfully:

- Define the input, output, and bidirectional interface completely at the top level
- Connect a pad cell to each port
- Define the four mandatory TAP ports by using the set dft signal command

Nonmandatory Design Elements

You are not required to perform the following activities on your design to run <code>insert_dft</code> successfully:

- · Synthesize core logic before boundary-scan insertion
- Connect hierarchical logic to the other side of the pads used for the TAP ports

Pad Cells

A library pad cell should contain special attributes that allow the tool to detect their presence. These attributes are

```
• pad cell : true;
```

This attribute is set on the library cell, and its value should be true.

```
• is pad : true;
```

This attribute is set on the library cell pin that is connected to the port, and its value should be true.

An example of a portion of the library cell, in which these attributes are defined, is shown in Example 2-1.

Example 2-1 Library Pad Cell

You should make sure that each pad cell of your design has these two attributes set appropriately. If these attributes are missing on the pad cell, you can set them explicitly by using the set attribute command as shown in Example 2-2.

Example 2-2 Setting Pad Cell Attributes

```
dc_shell> set_attribute find [lib_cell lsi_10k/IBUFF] \
    pad_cell true -type boolean
dc_shell> set_attribute find [lib_pin lsi_10k/IBUFF/A] \
    is_pad true -type boolean
```

Support for Differential I/O Pad Cells

Differential I/O library pad cells should contain special attributes that allow the tool to detect their presence. These attributes specify the following:

- When the noninverting pin equals 1 and the inverting pin equals 0, the signal gets logic 1.
- When the noninverting pin equals 0 and the inverting pin equals 1, the signal gets logic 0.

Use the <code>complementary_pin</code> attribute to identify the differential input inverting pin with which the noninverting pin is associated and from which it inherits timing information and associated attributes.

To set the complementary pin attribute, use the following syntax in the library:

```
complementary pin : "pin name" ;
```

where the <code>pin_name</code> value identifies the differential input data inverting pin whose timing information and associated attributes the noninverting pin inherits. Only one input pin is modeled at the cell level. The associated differential inverting pin is defined in the same pin group as the noninverting pin. These settings are shown in <code>Example 2-3</code>.

Example 2-3 Differential Library Pad Cell

Use the fault_model attribute to define the value when both complementary pins are driven to the same value. To set the fault model attribute, use the syntax

```
fault model : "two-value string" ;
```

For more information on the fault_model attribute, see the *Synopsys Logic Library Reference Manual*.

Make sure that each differential pad cell of your design has these attributes set appropriately. If you define one of the ports of a differential pad as a linkage port, then set the complementary_pin attribute on the positive pin and the master_complement_pin attribute on the negative pin as shown in Example 2-4.

Example 2-4 Setting Differential Pad Cell Attributes

Support for Soft Macro Pad Cells

The define_dft_design command allows you to specify the location of the boundary-scan cell on the pad pin of a library cell, soft-macro cell, or wrapper for the library cell.

Soft macro pad cells have some basic requirements, which are described in the following paragraphs.

A structural gate-level (Verilog) model should be included in a single module or block and can contain multiple levels of hierarchy. The pins of the pad should belong to the same level of hierarchy.

The functionality described in the netlist will be characterized during <code>preview_dft</code> and <code>insert_dft</code>. The BSD specification is based on the structural gate-level (Verilog) model of your soft macro pad cells.

Before insertion, the tool checks that every port is connected to the pad library module or is identified as a pad. Connections from and to the BSR are made according to the signal types given to these pins; no modifications are allowed to the pad cell during insertion. The functional model for the soft macro pad is persistent and saved in the .ddc file representing the pad design.

Compliance checking is completed after <code>insert_dft</code>. You can characterize complex library pad cells to help the tool make the correct connections using the <code>define_dft_design</code> command. Doing this ensures both reference names and library cell names will be supported.

The new abstracted pad model is referenced based; therefore, every instance of the design will refer to the same new functional model. This new functional model is based on the pad type you specify and the specification of signal types for some pins of the pad block.

To characterize a pad block or library cell as a pad design cell, use the <code>define_dft_design</code> command. For more information on the <code>define_dft_design</code> command, see the <code>DFTMAX</code> Boundary Scan User Guide.

Example 2-5 Verilog Soft Macro Pad Cell Definition

```
module pad_with_3st ( DI, DO, DRIVE, ED, EU, GND, OE, PAD, PI, PO, RAIL,
SGND, TN, VDD,
VDDO, VDDP, VGG, VSSO );
input DO, DRIVE, ED, EU, GND, OE, PI, RAIL, SGND, TN, VDD, VDDO, VDDP,
VGG, VSSO;
output DI, PO;
inout PAD;
  wire n3;

BTS5 b0 ( .A(DO), .E(n3), .Z(PAD) );
AN2 U1 ( .A(TN), .B(OE), .Z(n3) );
endmodule
```

Support for BSR Embedded Pad Cells

Boundary-scan synthesis performed by the DFTMAX tool requires that design ports connect to pad cells. The tool adds BSR cells on the core side of the pad cells. However, as pad designs become more complex, and with IEEE Standard 1149.6, inclusion of BSR cells embedded inside the pad cells are more common.

As with soft macro pad cells, a structural gate-level (Verilog) model should be included in a single module or block and can contain multiple levels of hierarchy. The pins of the pad should belong to the same level of hierarchy.

Figure 2-1 shows a design example with BSR embedded pad cells before synthesis. Figure 2-2 shows the same design after synthesis. BSR cells embedded inside the pad cells are stitched together with all other BSR cells added by the tool to form the BSR chain. All

other BSD signals of BSR embedded pad cells are connected to TAP mode logic just like other BSR cell connections added by the tool.

During synthesis, BSR embedded pad cells are connected in serial with all other BSR cells within the design to form a BSR chain. BSR cells are only added if there are not enough BSR cells inside the pad cell to observe or control-and-observe all input (or output) ports associated with the pad cell.

The tool issues an error message when there are insufficient BSD signals on a BSR embedded pad cell.

Use the $preview_dft$ command to view the BSR cells within the BSR cell section of the report.

CORE

Figure 2-1 BSR Embedded Pad Design Before Synthesis

CORE TAP and Mode Logic

Figure 2-2 BSR Embedded Pad Design After Synthesis

During verification, the <code>check_bsd</code> command infers BSR cell segments only for pad cells for which there are a structural models.

Synthesis that occurs during <code>insert_bsd</code> provides the information required for BSDL and pattern generation to describe the BSR embedded pad cells. Otherwise, BSDL and pattern generation depend on the information provided by the <code>check bsd</code> command.

Note:

If there are no structural models for the BSR embedded pad cells, <code>check_bsd</code> won't recognize these cells and the generated BSDL and patterns won't include them.

The tool allows you to specify BSR embedded pad cells with the <code>define_dft_design</code> command. For more information, see the *DFTMAX Boundary Scan User Guide*.

Missing Mandatory TAP Ports

If you fail to specify the mandatory TAP ports, <code>insert_dft</code> generates the following error message:

Error: No TAP TDI has been specified

If your pads cells do not have the correct attributes as described in section "Pad Cells" on page 2-3, the tool does not validate the pads and generates an error. In addition, during <code>insert_dft</code> pads without dont_touch attributes associated with them are optimized away, generating an error.

Note:

For the TAP controller initialization, the TRST port is not mandatory. However, if the TRST port does not exist in your design, the power-up reset (PUR) cell must be provided and specified with the <code>set_bsd_power_up_reset</code> command.

Black Boxes on Design Pads

You must fully define the functionality of your pads. A pad that contains a black-box model prevents boundary-scan insertion, unless the functionality has been defined using the define_dft_design command. If you have a pad with a black box, insert_dft generates the error message, if you have not used the define_dft_design command to define the functionality:

Error: A design cell was found to be black boxed during diagnostic.

Identifying Linkage Ports

You might have ports in your design, such as black boxes, to which you do not want to assign boundary-scan cells.

Such ports can include

- Ports without any digital function
- · Analog ports
- Voltage reference ports

You can avoid putting boundary-scan cells on these ports by using the set bsd linkage port command.

A port identified as a linkage port is not checked in the early phase of boundary-scan insertion. Linkage ports are not required to have specific pad cells driving them. All digital ports must have pad cells associated with them, but linkage ports have no such requirement. Moreover, no boundary-scan register cell is inserted on a linkage port.

No compliance checking occurs on these ports and no compliance warnings or errors are reported on these ports. No vectors are generated on these ports. Linkage ports are declared as linkage bits in the BSDL.

TAP Controller Initialization

The IEEE Std 1149.1 supports three alternate ways to initialize the TAP controller, as follows:

Asynchronous reset

The asynchronous reset requires the TRST TAP port to reset the TAP controller; thereafter you can reset synchronous using TMS and TCK.

Power-up reset

For the power-up reset implementation, you can use the PUR cell in place of the TRST TAP port to reset the TAP controller. Thereafter, you reset synchronously by using TMS and TCK. No TRST pin is required. Figure 2-3 shows a diagram of a power-up reset of the TAP controller.

Synchronous reset using TMS and TCK

The synchronous reset requires holding TMS high for approximately five TCK clock periods.




Figure 2-3 Power-Up Initialization of TAP Controller

TAP Controller Initialization Using TRST

You can choose to initialize your TAP controller by selecting the TAP port TRST when setting your BSD specifications.

To put the TAP controller into the Test-Logic-Reset state, use the command

```
...
set_dft_signal -view spec -type trst -port my_trst
...
set_bsd_configuration -asynchronous_reset true
```

This command causes boundary-scan insertion to add the TRST port and implement an asynchronous reset to the TAP controller.

TAP Controller Initialization Using Power-up Reset

You can choose to initialize your TAP controller using power-up reset by omitting the TAP port TRST and using the PUR cell as part of your BSD specification.

Using the set_bsd_power_up_reset command you can specify the details of the power-up cell to implement the synchronous reset. For example, to specify a PUR cell with 130 ns delay to initialize your TAP controller, use the following command:

```
set_bsd_power_up_reset -cell_name PUR \
    -reset pin name reset -active high -delay 130
```

You can model the PUR reset pulse in the simulation library. For example, for a pulse of 150ns after a delay of 850ns, you can use the command:

Example 2-6 shows the initial block where the PUR reset pulse is modeled in the simulation library.

Example 2-6 PUR Simulation Model

```
module pur_cell (VDD, Z)
    input VDD;
    output Z;
    reg Z;
    initial begin
        assign Z = 1'b0;
        #850 assign Z = 1'b1;
        #150 assign Z = 1'b0;
    end
endmodule
```

You can specify a black-box cell for your PUR cell if the black box has the output reset pin defined correctly. Although the tool does not use the function from the synthesis library for the synchronous reset, the simulation library should describe the PUR reset function correctly.

The tool adds an inverter during synthesis when the PUR cell is set to <code>-active [high]</code>. For a verification only flow, confirm the TAP controller trst_n pin gets pulsed with active low upon PUR reset.

TAP Controller Initialization Using TMS and TCK

You can choose to initialize your TAP controller by selecting the TAP ports TMS and TCK when setting your BSD specifications.

To put the TAP controller into the Test-Logic-Reset state, use the commands:

```
set_dft_signal -view spec -type tms -port my_tms
set_dft_signal -view spec -type tck -port my_tck
...
set bsd configuration -asynchronous reset false
```

Implementing this command causes the tool to add the TMS and TCK ports and implement the synchronous reset for the TAP controller.

You don't need to specify the TRST port when implementing the TAP controller using TMS and TCK.

Choosing an Asynchronous or Synchronous Boundary-Scan Implementation

You can choose to implement asynchronous or synchronous boundary-scan logic. Make this choice according to your boundary-scan logic requirements. Examples of each implementation are discussed in the sections that follow, along with a discussion of the advantages and disadvantages of each. The set_bsd_configuration command is incremental in that it appends new specifications to the results from the last run of the command.

To choose your implementation, use the command

```
set bsd configuration -style synchronous | asynchronous
```

Specifying synchronous causes the TAP controller and boundary-scan cells to be synchronous. If asynchronous, the TAP controller and boundary-scan cells are asynchronous.

For more information about this command, see the DFTMAX Boundary Scan User Guide.

Choosing an Asynchronous Boundary-Scan Implementation

An example of an asynchronous boundary-scan implementation is shown in Figure 2-4.




Figure 2-4 Asynchronous Boundary-Scan Implementation

In the asynchronous implementation, the TCK signal coming from the top-level port goes into the TAP controller and two gated clock signals come out of the TAP controller. These gated clock signals are the control signals $clock_dr$ and $update_dr$ (the clock_dr is connected to the boundary-scan cell signal capture_clk, the update_dr is connected to the boundary-scan cell signal update_clk).

The advantage of an asynchronous implementation is that you save area. The disadvantage is that the design can be subject to timing problems caused by wire delays.

Table 2-1 lists the required signal types for various cell types.

Table 2-1 Allowable Signal Types for Asynchronous Designs

BSR Cell Type	Required BSD Signal Types
BC_1 in input pad	shift_dr, capture_clk, update_clk, mode_in
BC_2 in input pad	shift_dr, capture_clk, update_clk, mode_in
BC_1/BC_2 in output pad	shift_dr, capture_clk, update_clk, mode_out
BC_4	shift_dr, capture_clk
BC_7	shift_dr, capture_clk, update_clk, mode1_inout, mode2_inout
AC_1/AC_2 in output pad	shift_dr, capture_clk, update_clk, mode_out, ac_test, ac_mode


Table 2-1 Allowable Signal Types for Asynchronous Designs (Continued)

BSR Cell Type	Required BSD Signal Types		
AC_SelU	shift_dr, capture_clk, update_clk		
AC_SelX	shift_dr, capture_clk, update_clk		

Choosing a Synchronous Boundary-Scan Implementation

An example of a synchronous boundary-scan implementation is shown in Figure 2-5.

Figure 2-5 Synchronous Boundary-Scan Implementation



In the synchronous implementation, the TCK signal coming from the top-level port is connected directly to all the sequential elements of the boundary-scan logic. Two control signals come from the TAP controller and are connected to the boundary-scan register cells, these control signals are <code>sync_capture_en</code> and <code>sync_update_dr</code>.

The TCK signal is connected directly to the capture_clk pin of the BSR shift register and through the inverter to update_clk. Because of this, the TCK signal to the boundary-scan cells samples constantly, and consequently you must put a holding mechanism on each sequential cell, as shown in Figure 2-6.

Figure 2-6 Holding Mechanism for Synchronous Implementation of a BC_4 Cell

Because $t \in k$ is connected to all the sequential cells, you can build a clock tree and be sure there is no skew between clock tree branches. This allows more reliable timing in the boundary-scan logic. The disadvantage is the consumption of area caused by the holding mechanism required on all sequential cells.

Table 2-2 lists the required signal types for various cell types.

Table 2-2 Allowable Signal Types for Synchronous Designs

BSR Cell Type	Required BSD Signal Types
BC_1 in input pad	shift_dr, capture_clk, capture_en, update_clk, update_en, mode_in
BC_2 in input pad	shift_dr, capture_clk, capture_en, update_clk, update_en, mode_in
BC_1/BC_2 in output pad	shift_dr, capture_clk, capture_en, update_clk, update_en, mode_out
BC_4	shift_dr, capture_clk, capture_en
BC_7	shift_dr, capture_clk, capture_en, update_clk, update_en, mode1_inout, mode2_inout
AC_1/AC_2 in output pad	shift_dr, capture_clk, capture_en, update_clk, update_en, mode_out, ac_test, ac_mode

BSR Cell Type

Required BSD Signal Types

AC_SelU

shift_dr, capture_clk, capture_en, update_clk, update_en

AC_SelX

shift_dr, capture_clk, update_clk

Table 2-2 Allowable Signal Types for Synchronous Designs (Continued)

Choosing Boundary-Scan Components

When you insert boundary-scan logic, you can use default boundary-scan elements or you can use custom elements. Default elements used by the tool reside in the DesignWare Foundation Library. Custom components are designs you choose. See the *DFTMAX Boundary Scan User Guide* for more information on using custom boundary-scan components.

The tool allows you to use components you design yourself to suit your special needs. For example, you might have special requirements for your boundary-scan logic such as the way you want to implement your boundary-scan register or the way you want to implement your TAP controller. The tool provides you with the freedom to implement your components in the way you choose. The tool connects these components automatically, regardless of whether they are custom or default elements.

The process of using custom boundary-scan components for boundary-scan insertion is the same as that for using default components. From outside the component, the boundary-scan elements look exactly the same to the tool. Consequently, the insertion of default boundary-scan components is the same as the insertion of custom components, except that the tool uses different references.

Your custom boundary-scan elements and TAP controllers must match the synchronous or asynchronous access interface of the DesignWare foundation components.

Design Requirements for Custom Boundary-Scan Components

The interface requirements for custom boundary-scan components are described in this section. Although the tool does not deal with the internal representation of the component for the purpose of boundary-scan insertion, compliance checking verifies the IEEE Std 1149.1 compliance of your design components.

If you want to use your design as a custom BSR cell, use the <code>define_dft_design</code> commands. These are discussed in the *DFTMAX Boundary Scan User Guide*. This command specifies the correspondence between the design pin and the signal type. You

must identify the design pin signal type correspondence so that the tool can make the association.

These designs can be RTL level, gate level, or empty (with only the interface defined). If your design is empty with only the interface defined, it must be replaced with a functional design before compliance checking is performed.

Requirements for BC_1 Cell Types

The BC_1 cell functions as a data input or data output port boundary-scan register cell. The requirements for synchronous and asynchronous BC_1 cell types are described in the following sections.


Synchronous BC_1 Cell Types

If you designate a design to be of the synchronous BC_1 type, the tool looks for pins with the signal types shown in Figure 2-7 when it performs boundary-scan insertion. Each of these signal types must be represented on unique pins. The signal types cannot be shared on a single pin.

The tool makes connections between the TAP controller and the design instance that is defined as a custom boundary-scan register according to the signal types defined in the design instance. The order of these pins is not important.

The minimum interface for a synchronous BC_1 cell type is shown in Figure 2-7.

Figure 2-7 Minimum Interface for Synchronous BC_1 Cell Type




Asynchronous BC_1 Cell Type

If you designate a design to be of the asynchronous BC_1 type, the tool looks for pins with the signal types shown in Figure 2-8 when it performs boundary-scan insertion. Each of these signal types must be represented on unique pins, and each must be present on the design. The signal types cannot be shared on a single pin.

The tool makes connections between the TAP controller and the design instance that is defined as a custom BSR according to the signal types defined in the design instance. The order of these pins is not important.

The minimum interface for an asynchronous BC_1 cell type is shown in Figure 2-8.

Figure 2-8 Minimum Interface for Asynchronous BC_1 Cell Type



Requirements for BC_2 Cell Types

The BC_2 cell functions as a data input or data output port boundary-scan register cell. The requirements for synchronous and asynchronous BC_2 cell types are described in the following sections.

Synchronous BC 2 Cell Types


If you designate a design to be of the synchronous BC_2 type, the tool looks for pins with the signal types shown in Figure 2-9 when it performs boundary-scan insertion. Each of these signal types must be represented on unique pins. The signal types cannot be shared on a single pin.

Although the interfaces for BC_1 and BC_2 cell types are the same, their internal functionality is different. Consequently, the two cell types must be characterized differently.

The tool makes connections between the TAP controller and the design instance that is defined as a custom BSR according to the signal types defined in the design instance. The order of these pins is not important.

The minimum interface for a synchronous BC_2 cell type is shown in Figure 2-9.

Figure 2-9 Minimum Interface for Synchronous BC_2 Cell Type




Asynchronous BC_2 Cell Type

If you designate a design to be of the asynchronous BC_2 type, the tool looks for pins with the signal types shown in Figure 2-10 when it performs boundary-scan insertion. Each of these signal types must be represented on unique pins, and each must be present on the design. The signal types cannot be shared on a single pin.

The tool makes connections between the TAP controller and the design instance that is defined as a custom BSR according to the signal types defined in the design instance. The order of these pins is not important.

The minimum interface for a synchronous BC_2 cell type is shown in Figure 2-10.

Figure 2-10 Minimum Interface for Asynchronous BC_2 Cell Type



Requirements for BC_4 Cell Types

The BC_4 cell functions as a clock input port boundary-scan register cell. The requirements for synchronous and asynchronous BC_4 cell types are described in the following sections.


Synchronous BC_4 Cell Types

If you designate a design to be of the synchronous BC_4 type, the tool looks for pins with the signal types shown in Figure 2-11 when it performs boundary-scan insertion. Each of these signal types must be represented on unique pins, and each must be present on the design. The signal types cannot be shared on a single pin.

The tool makes connections between the TAP controller and the design instance that is defined as a custom BSR according to the signal types defined in the design instance. The order of these pins is not important.

The minimum interface for a synchronous BC 4 cell type is shown in Figure 2-11.

Figure 2-11 Minimum Interface for Synchronous BC_4 Cell Type




Asynchronous BC_4 Cell Types

If you designate a design to be of the asynchronous BC_4 type, the tool looks for pins with the signal types shown in Figure 2-12 when it performs boundary-scan insertion. Each of these signal types must be represented on unique pins, and each must be present on the design. The signal types cannot be shared on a single pin.

The tool makes connections between the TAP controller and the design instance that is defined as a custom BSR according to the signal types defined in the design instance. The order of these pins is not important.

The minimum interface for an asynchronous BC 4 cell type is shown in Figure 2-12.

Figure 2-12 Minimum Interface for Asynchronous BC_4 Cell Type



Requirements for BC_7 Cell Types

The BC_7 cell functions as a bidirectional port boundary-scan register cell. The requirements for synchronous and asynchronous BC_7 cell types are described in the following sections.


Synchronous BC_7 Cell Types

If you designate a design to be of the synchronous BC_7 type, the tool looks for pins with the signal types shown in Figure 2-13 when it performs boundary-scan insertion. Each of these signal types must be represented on unique pins, and each must be present on the design. The signal types cannot be shared on a single pin.

The tool makes connections between the TAP controller and the design instance that is defined as a custom BSR according to the signal types defined in the design instance. The order of these pins is not important.

The minimum interface for a synchronous BC_7 cell type is shown in Figure 2-13.

Figure 2-13 Minimum Interface for Synchronous BC_7 Cell Type




Asynchronous BC_7 Cell Types

If you designate a design to be of the asynchronous BC_7 type, the tool looks for pins with the signal types shown in Figure 2-14 when it performs boundary-scan insertion. Each of these signal types must be represented on unique pins, and each must be present on the design. The signal types cannot be shared on a single pin.

The tool makes connections between the TAP controller and the design instance that is defined as a custom BSR according to the signal types defined in the design instance. The order of these pins is not important.

The minimum interface for an asynchronous BC_7 cell type is shown in Figure 2-14.

Figure 2-14 Minimum Interface for Asynchronous BC_7 Cell Type



TAP Controller Interface Requirements

Although you are not required to have the complete functional design when you implement the TAP controller, be careful about what you implement and how you implement it. The tool checks the TAP controller implementation during compliance checking. Make sure your design is compliant before you move to the compliance checking phase.

Note:

The instruction register and BYPASS register should be part of the design declared at the TAP controller. The TAP controller interface must provide a signal to select the BYPASS register.

Use the DW_tap_uc controller. For details about the DW_tap_uc controller, refer to the Synopsys Design Ware datasheet, *DW_tap_uc TAP Controller with USERCODE Support*.

Figure 2-15 shows the TAP controller interface diagram for the default DW_tap_uc controller.




Figure 2-15 TAP Controller Interface Diagram for the DW_tap_uc Controller

Table 2-3 describes the pins associated with DW_tap_uc:

Table 2-3 DW_tap_uc Pin Description

Pin name	Size	Туре	Function
tck	1	Input	Test clock
trst_n	1	Input	Test reset, active low
tms	1	Input	Test mode select
tdi	1	Input	Test data in
so	1	Input	Serial data from boundary scan register and data registers
bypass_sel	1	Input	Selects the bypass register, active high
sentinel_val	width - 1	Input	User-defined status bits
device_id_sel	1	Input	Selects the device identification register, active high
user_code_sel	1	Input	Selects the user_code_val bus for input into the device identification register, active high
user_code_val	32	Input	32-bit user-defined code
ver	4	Input	4-bit version number
ver_sel	1	Input	Selects version from the parameter or the ver input port, where 0 = version (parameter) and 1 = ver (input port)
part_num	16	Input	16-bit part number
part_num_sel	1	Input	Selects part from the parameter or the part_num from the input port, where 0 = part (parameter) and 1 = part_num (input port)
mnfr_id	11	Input	11-bit JEDEC manufacturer's identity code (mnfr_id not equal to 127)

Table 2-3 DW_tap_uc Pin Description (Continued)

Pin name	Size	Туре	Function
mnfr_id_sel	1	Input	Selects man_num from the parameter or mnfr_id from the input port, where 0 = man_num (parameter) and 1 = mnfr_id (input port)
test	1	Input	For scannable designs, the test_mode pin is held active (HIGH) during testing. For normal operation, it is held inactive (LOW).
clock_dr	1	Output	Clocks in data in asynchronous mode
shift_dr	1	Output	Enables shifting of data in both synchronous and asynchronous mode
update_dr	1	Output	Enables updating data in asynchronous mode
tdo	1	Output	Test data out
tdo_en	1	Output	Enable for tdo output buffer
tap_state	16	Output	Current state of the TAP finite state machine
instructions	width	Output	Instruction register output
sync_capture_en	1	Output	Enable for synchronous capture
sync_update_dr	1	Output	Enables updating new data in synchronous_mode

Table 2-4 describes the parameters associated with DW_tap_uc:

Table 2-4 DW_tap_uc Parameter Description

Parameter	Values	Description
width	2 to 32 Default = 2	Width of instruction register
id	0 or 1 Default = 0	Determines whether the device identification register is present, where 0 = not present and 1 = present
idcode_ opcode	1 to 2 ^{width-1} Default = 1	Opcode for IDCODE
version	0 to 15 Default = 0	4-bit version number
part	0 to 65535 Default = 0	16-bit part number
man_num	0 to 2047 man_num not equal to 127 Default = 0	11-bit JEDEC manufacturer identity code
sync_mode	0 or 1 Default = 0	Determines if the bypass, device identification, and instruction registers are synchronous with respect to tck, where 0 = asynchronous and 1 = synchronous

Note:

The sentinel_val pins allow important signals of interest (such as device status, BIST results, and so on) to be observed without the overhead of additional instruction encodings and user-defined data registers. For details, see SolvNet article 2475989, "Configuring the Default Boundary-Scan IR Capture Value (sentinel_val[*])".

Introduction to DW_tap_uc

Features and benefits of using the TAP controller are as follows:

- IEEE Std 1149.1 compliant
- Synchronous or asynchronous registers with respect to tck
- Provides interface to support the standard IEEE 1149.1 and optional instructions

- Optional use of device identification register and IDCODE instruction and support of USERCODE instruction
- User-defined opcode for IDCODE
- · Parameterized instruction register width
- External interface to program device identification register

DW_tap_uc provides access to on-chip boundary-scan logic and supports USERCODE instructions when a device identification register is present. Control of DW_tap_uc is through the pins tck, tms, tdi, tdo, and trst_n. The pins tck, tms, and trst_n control the states of the boundary scan test logic. The pins tdi and tdo provide serial access to the instruction and data registers.

DW_tap_uc contains the IEEE standard 1149.1 TAP finite state machine, instruction register, bypass register, and the optional device identification register. Also, through the pins device_id_sel, usr_code_sel, and user_code_val, the user-defined USERCODE instruction is supported, as shown in Table 2-5.

Table 2-5 Device Identification Register Operation

device_id_sel	user_code_sel	Selection
1	0	Selects IDCODE instruction
1	1	Selects USERCODE instruction
0	Χ	No operation

An interface port, consisting of the ver, ver_sel, part_num, part_num_sel, mnfr_id and mnfr_id_sel pins, is provided to externally program the version, part number, or manufacturer's identity through connection to logic 1 or logic 0 using metal contacts. Connect unused pins to logic 0.

The tck signal is the clock for the TAP finite state machine. The data on the tms and tdi signals is loaded on the rising edge of tck. Data is available at tdo on the falling edge of tck. If the parameter sync_mode is set to 1, tck is used to clock data into the instruction register, bypass register, and identification register. If sync_mode is set to 0, the signals generated by the TAP finite state machine control the clocking of the registers.

The tms signal controls the transitions of the TAP state machine, as illustrated in the state diagram (Figure 1-16 on page 1-19). The state transitions occur at the rising edge of tck. The tdi signal is the serial test data input, and the tdo signal is the serial test data output.

The trst_n signal is an active low signal that asynchronously resets the TAP state machine to the Test-Logic-Reset state.


The DW_tap_uc output signals clock_dr, shift_dr, update_dr, sync_update_dr, and sync_capture_en control the boundary-scan cells. In synchronous mode, boundary scan cells are updated on the rising edge to tck.

The tap_state port provides access to the one-hot encoded TAP state machine, enabling advanced users to construct add-on circuits.

Synchronous TAP Controller

The mandatory interface for a synchronous TAP controller is listed in Figure 2-16.

Figure 2-16 Minimum Interface for Synchronous TAP Controller Type



The sync_capture_en signal is the enable for data clocked into the capture stage of the BSR cell.

The sync_update_dr signal is the clock that allows data to move from one stage to another. In the synchronous TAP controller implementation you have to use both capture_clk and sync_capture_en signals to allow data to move to the capture stage.

For more information on the TAP controller see "Inserting the TAP Controller" on page 2-47.

Asynchronous TAP Controller

The mandatory interface for an asynchronous TAP controller is shown in Figure 2-17.

bypass_sel ______ clock_dr _____ instructions tck _____ shift_dr ____ tdo_en tms _____ update_dr ____ tdo

Figure 2-17 Minimum Interface for Asynchronous TAP Controller Type

Inserting Boundary-Scan Logic

You insert boundary-scan logic into your design by using the <code>insert_dft</code> command. See the *DFTMAX Boundary Scan User Guide* for a detailed discussion of this command. This command is not incremental. You can only insert boundary-scan logic one time. You should not insert boundary-scan logic until you are confident your design is ready for it. The tool has preview mechanisms that allow you to judge the readiness of your design for boundary-scan logic. See "Previewing Your Boundary-Scan Design" on page 2-61.

According to your implementation choice, the tool uses either the synchronous version or the asynchronous version of the boundary-scan components. If you make no specification, the tool chooses synchronous for you.

The sections that follow describe the steps <code>insert_dft</code> follows to generate boundary-scan logic.

Analyzing Ports

Before it inserts boundary-scan logic into the design, <code>insert_dft</code> analyzes each port and the pad to which it is connected.

Through this analysis, insert dft automatically identifies the following ports:

- Linkage ports
- Nonclock input ports
- Clock ports

- Two-state output ports
- Tristate output ports
- · Bidirectional ports
- Open drain
- Open source

Degenerated bidirectional ports acting as tristate output ports are handled automatically. Linkage ports are excluded from the set of ports that have boundary-scan registers inserted.


Handling Global-Enable Pins

If <code>insert_dft</code> detects a tristate output driver with more than one enable pin and if the other enable pins are driven from a top-level port, it recognizes the top-level enable pins as global-enable pins. The <code>insert_dft</code> command inserts disabling logic on global-enable pins to make these signals inactive during boundary-scan testing.

When the TAP controller is not in the Test-Logic-Reset state, or while the TRST* port remains at logic 1, the global-enable signal does not affect the behavior of the circuit.

Because the tool disables global-enable pins during boundary-scan testing, there is no need to define a tristate output driver with global-enable pins as a compliance-enable port. In this way, compliance checking can be performed without problems. See Figure 2-18 for an example of a global-enable signal.

Figure 2-18 Global-Enable Pin



Inserting Boundary-Scan Register Cells

By using the information extracted during the port analysis step, the <code>insert_dft</code> command puts a BSR cell on each nonlinkage port it discovers. The BSR cell inserted into the design by <code>insert_dft</code> is, by default, a DesignWare Foundation Library element. It can also be a user-defined component. These components can be synchronous or asynchronous BSR cell implementations. The sections that follow describe the default behavior of <code>insert_dft</code>.

Inserting Input Port Boundary-Scan Register Cells

Using boundary-scan components in the DesignWare Foundation Library, <code>insert_dft</code> places BC 2 BSR cells on nonclock input ports.

An example of a BC 2 BSR cell on an input port is shown in Figure 2-19.




Figure 2-19 Synchronous DesignWare BC_2 BSR Cell on Input Ports

Table 2-6 provides specific pin description information for the BC_2 cell.

Table 2-6 BC_2 Pin Description

Pin name	Size	Туре	Function
capture_clk	1	Input	Clocks data into the capture stage
update_clk	1	Input	Clocks data into the update stage
capture_en	1	Input	Enable for data clocked into the capture stage, active low
update_en	1	Input	Enable for data clocked into the update stage, active high
shift_dr	1	Input	Enables the boundary-scan chain to shift data one stage toward its serial output (tdo)

Table 2-6 BC_2 Pin Description (Continued)

Pin name	Size	Туре	Function
mode	1	Input	Determines whether data_out is controlled by the boundary-scan cell or by the data_in signal
si	1	Input	Serial path from the previous boundary-scan cell
data_in	1	Input	Input data
data_out	1	Output	Output data
SO	1	Output	Serial path to the next boundary-scan cell

The advantage of using a BC_2 type BSR cell on an input is its testability. The multiplexer (MUX) logic, U3, selecting between the latched output (DFF2) and the parallel input (PI) can be tested by capturing the signal into the shift register.

Inserting Clock Input Port Boundary-Scan Register Cells

Using boundary-scan components in the DesignWare Foundation Library, insert_dft places BC_4 BSR cells on clock-input ports.

An example of a BC_4 cell on a clock port is shown in Figure 2-20.

Figure 2-20 Synchronous DesignWare BC_4 BSR Cell on Clock Ports




Table 2-7 provides specific pin description information for the BC_4 cell.

Table 2-7 BC_4 Pin Description

Pin Name	Size	Туре	Function
capture_clk	1	Input	Clocks data into the capture stage
capture_en	1	Input	Enable for data clocked into the capture stage, active low
shift_dr	1	Input	Enables the boundary-scan chain to shift data one stage toward its serial output (tdo)
si	1	Input	Serial path from the previous boundary-scan cell
data_in	1	Input	Input data
so	1	Output	Serial path to the next boundary-scan cell

A BC_4, which is an observe-only BSR cell, is selected for the clock input to minimize the timing impact of the BSR cell on the clock network.

Inserting Two-State Output Port Boundary-Scan Register Cells

The cell type BC_1 is used as a BSR cell for a two-state output port. It uses the DesignWare Foundation Library component BC_1.

Figure 2-21 shows an example of a BC_1 BSR cell placed on an output port.




Figure 2-21 Synchronous DesignWare BC_1 BSR Cell on Output Port

Table 2-8 provides specific pin description information for the BC_1 cell.

Table 2-8 BC_1 Pin Description

Pin Name	Size	Туре	Function
capture_clk	1	Input	Clocks data into the capture stage
update_clk	1	Input	Clocks data into the update stage
capture_en	1	Input	Enable for data clocked into the capture stage, active low
update_en	1	Input	Enable for data clocked into the update stage, active high
shift_dr	1	Input	Enables the boundary-scan chain to shift data one stage toward its serial output (tdo)
mode	1	Input	Determines whether data_out is controlled by the boundary-scan cell or by the data_in signal

Table 2-8 BC_1 Pin Description (Continued)

Pin Name	Size	Туре	Function
si	1	Input	Serial path from the previous boundary-scan cell
data_in	1	Input	Input data
data_out	1	Output	Output data
so	1	Output	Serial path to the next boundary-scan cell

Inserting Tristate Output Port Boundary-Scan Register Cells

The tool inserts data and control cells on each tristate output port. For each degenerated bidirectional port in output only mode, only data cells are inserted. The control BSR cell is a BC_2. The data BSR cell is a BC_1. This implementation uses the DesignWare Foundation Library components BC_2 and BC_1. This implementation provides one control cell for every tristate enable output port. This prevents the problems associated with ground bounce and allows the board-level test vector software to activate one tristate output at a time, reducing the noise generated by the transition. You can share the enable signal between several tristate output ports by using the merging capabilities of optimization. See "Merging Boundary-Scan Register Cells" on page 2-62 for more information.

Inserting Bidirectional Port Cells

Consider a bidirectional data BSR cell and a control BSR cell for each nondegenerated bidirectional port. The control BSR cell is a BC_2 and the data BSR cell is a BC_7. They use the DesignWare Foundation Library components BC_2 and BC_7. An example of a BC_7 cell used as a bidirectional port is shown in Figure 2-22.




Figure 2-22 Synchronous DesignWare BC_7 BSR Cell on a Bidirectional Port

Table 2-9 provides specific pin description information for the BC_7 cell.

Table 2-9 BC_7 Pin Description

Pin Name	Size	Туре	Function
capture_clk	1	Input	Clocks data into the capture stage
update_clk	1	Input	Clocks data into the update stage
capture_en	1	Input	Enable for data clocked into the capture stage, active low

Table 2-9 BC_7 Pin Description (Continued)

Pin Name	Size	Туре	Function
update_en	1	Input	Enable for data clocked into the update stage, active high
shift_dr	1	Input	Enables the boundary-scan chain to shift data one stage toward its serial output (tdo)
mode 1	1	Input	Determines whether data_out is controlled by the boundary-scan cell or by the data_in signal
mode 2	1	Input	Determines whether ic_input is controlled by the boundary-scan cell or by the output_data signal
si	1	Input	Serial path from the previous boundary-scan cell
pin_input	1	Input	IC system input pin
control_out	1	Input	Control signal for the output enable
output_data	1	Input	IC output logic signal
ic_input	1	Output	IC input logic signal
data_out	1	Output	Output data
so	1	Output	Serial path to the next boundary-scan cell

Naming Conventions for Boundary-Scan Register Cells

The tool uses a naming convention for boundary-scan register cells. The convention associates the boundary-scan register cell's name with the name of the design to which it belongs, its corresponding port name, and its relative position in the boundary-scan chain.

The instance name of a given boundary-scan register cell is then

For example, if the boundary-scan cell is part of the design MyTop, and its associated port name is IN[28], and its position in the chain is 167, its instance name becomes

Grouping BSR Cells

The insert_dft command groups all the BSR cells under the same level of hierarchy. The instance name of this block is called, by convention,

```
name of the top level design BSR top inst
```

The design name thus becomes

```
name of the top level design BSR top inst design
```

Because the naming convention associates the design, port, and index name, it is very easy to group them at your convenience to fit any requirements for your design hierarchy.

The Design Compiler environment provides two commands that allow you to work on the hierarchical gathering and expanding your cells:

- group
- ungroup

When you use these commands with filtering commands, you can customize your boundary-scan hierarchy.

See the Design Compiler documentation for more information on the group and ungroup commands.

Warning:

Make sure that each BSR cell remains in one block to allow correct processing during boundary-scan optimization. Consequently, avoid using the following commands on boundary-scan register cells:

```
ungroup -all -flatten
ungroup DW bc * design
```

Synthesizing the Design

After generating the boundary-scan design, the <code>insert_dft</code> command synthesizes the design, which consists of mapping all inserted boundary-scan logic.

Synthesis assumes that your design contains pad cells, core logic, and boundary-scan logic. The pad cells are gate-level representations of pads, or library cells. The boundary-scan logic, however, might still be generic representations. The generic representations of the boundary-scan logic are synthesized so that they are mapped to logic libraries.

During synthesis, the tool compiles the boundary-scan logic in a bottom-up strategy, which means that each DesignWare module segment is compiled separately and the compiled module is instantiated as required.

The Effect of Boundary-Scan Register Cell Type Specifications

After you specify boundary-scan register cell types by using the <code>set_boundary_cell</code> command, the tool selects the corresponding cells to be connected to each port. This process is dependent on the type of the port that is to be connected to the boundary-scan cell. There are specific types of cells that are allowed on inputs, outputs, and bidirectional ports.

Note:

If you know that a port is not digital and you don't want a BSR inserted on it, use the set_bsd_linkage_port command. See the section "Identifying Linkage Ports" on page 2-11 for more information.

The sections that follow describe how the tool uses the cell type specifications you set with the set_boundary_cell command. See the *DFTMAX Boundary Scan User Guide* for more information on these commands.

The commands you use to specify your boundary-scan register are independent of the type of cell you specify. That means you can use these commands for both default and custom cell specifications.

BSR Cell Types Allowed on Input Ports

The options for BSR cells declared by the $set_boundary_cell$ command that are allowed on input ports are

- BC 1
- BC 2
- BC 4
- BC 7
- none

If you are unfamiliar with these cell types, see "Boundary-Scan Cells" on page 1-27.

After you specify the boundary-scan cell type, the tool automatically hooks up all the control and data signals of the corresponding BSR.

If you specify none, you can prevent the insertion of boundary-scan cells on a given port. You might do this if you prefer to use a linkage bit for ports that are excluded from boundary-scan testing.

Note:

You do not have to specify none if you have used the <code>set_bsd_linkage_port</code> command. This command automatically prevents the insertion of boundary-scan cells on linkage ports.

BSR Cell Types Allowed on Output Ports and Tristate Output Ports

The types of BSR cells declared by the <code>set_boundary_cell</code> command that are allowed on output ports are

- BC 1
- BC 2 (only if INTEST is not implemented in your design)
- none

If you are unfamiliar with these cell types, see "Boundary-Scan Cells" on page 1-27.

After you specify the boundary-scan cell type, the tool automatically connects all the control and data signals of the corresponding BSR.

If you specify none, you can prevent the insertion of boundary-scan cells on a given port.

Note:

You do not have to specify none if you have used the <code>set_bsd_linkage_port</code> command. This command automatically prevents the insertion of boundary-scan cells on linkage ports.

BSR Cell Types Allowed for Control Cells

The types of BSR cells declared by the set_boundary_cell command that are accepted on control cells are

- BC 1
- BC 2
- none

There is not a one-to-one correspondence between ports and control cells.

The tool looks at the port list specified by the set_boundary_cell command to identify what tristate output ports share the control cell together.

If you specify none, you can prevent the insertion of boundary-scan cells on a given control cell.

Optimization never increases the number of control cells in the boundary-scan register. By specifying control cells with this command, you can ensure you won't get more control cells than you want. By using this command, you specify the maximum configuration of control cells. If you want more information about the effect of optimization on this command, see the *DFTMAX Boundary Scan User Guide*.

BSR Cell Types Allowed for Bidirectional Ports

If you do not specify a direction for a bidirectional cell, you can only use a BC_7 cell on a bidirectional port. If you choose to split the cells to allow both input and output directions, you can use the cells appropriate for input and output ports, respectively.

See the sections on input and output cell types earlier in this chapter for more information.

Ordering Boundary-Scan Register Cells

By default, the BSR cells are ordered in one boundary-scan chain that follows the alphabetical order of the port names given in the design port definition, to which they are linked.

You can use a port-to-pin mapping file to force <code>insert_dft</code> to use a different port order than that provided in the default method. The port-to-pin mapping file performs the following two tasks:

- The correspondence between logical port and physical pin
- The routing order of the cells in your boundary-scan register


Although the port-to-pin mapping file orders the boundary-scan register cells, the file does not indicate the exact position of the control cells in the boundary-scan register. You might want to have more control over this ordering. The <code>set_scan_path</code> command allows you to explicitly specify the positions of data and control cells. If a control cell's position is not explicitly specified by the <code>set_scan_path</code> command, by default, the control cell is placed before the data cell it controls.

For information on the use of the set_scan_path command, see the *DFTMAX Boundary Scan User Guide*.

The routing of the BSR conforms exactly to the order specified by the <code>set_scan_path</code> command. The order specified by <code>set_scan_path</code> supersedes the <code>read_pin_map</code> command.

The design for boundary-scan chain order is shown in Figure 2-23.

Figure 2-23 Design for Boundary-Scan Chain Order



As shown in Example 2-7, you can use the <code>read_pin_map</code> command to specify the initial boundary-scan order.


Example 2-7 Sample Port-to-Pin Mapping File

%> read_pin_map pin.txt

```
/*pin.txt*/
PACKAGE insert_my_package;
PORT = tdi; PIN = P1;
PORT = out1; PIN = P2;
PORT = in2; PIN = P3;
PORT = in1; PIN = P4;
PORT = out2; PIN = P5;
PORT = tdo; PIN = P6;
```

Figure 2-24 shows the resulting boundary-cell chain ordering corresponding to the port-to-pin map of Example 2-7.

Figure 2-24 Boundary-Scan Register Port Ordering With Port-to-Pin Map




In this example, the control cell need not be specified in the pin-to-map file. By default, the control cell is placed before the data port.

You can fine-tune the boundary-cell chain order by using the set_scan_path command in the following way:

The tool places the ctl1 and ctl2 boundary-scan cells after the data cell after the set_scan_path command is run. The resulting boundary-cell chain ordering is shown in Figure 2-25.

Figure 2-25 Boundary-Scan Register Port Ordering With set_scan_path



See the *DFTMAX Boundary Scan User Guide* for a detailed discussion on creating the port-to-pin mapping file and using the set scan path command.

Inserting the TAP Controller

The default TAP controller is defined by the DesignWare Foundation Library component DW_tap_uc. This component contains

- A 16-bit FSM TAP controller with a one-hot encoding scheme
- A bypass register
- An instruction register
- An optional device identification register that is compliant with IEEE Std 1149.1
- Instruction decoding logic

By default, the four mandatory instructions—EXTEST, BYPASS, SAMPLE, and PRELOAD—are implemented.

Other instructions can be implemented with set_bsd_instruction. For example, IDCODE, USERCODE, HIGHZ, and CLAMP can be implemented as follows:

You must specify each instruction explicitly with its own set bsd instruction command.

The instruction register length depends on the number of instructions you implement and on the encoding style you select by using the command

```
set bsd configuration -instruction encoding binary | one hot
```

In a one-hot encoding style, the instruction register length is N-2, where N is the number of instructions you implement. Use all 0's for BYPASS.

In a binary encoding style, the instruction register length is log2(N). All binary codes are valid.

Note:

The DW_tap_uc component includes the instruction bus to be decoded automatically for all instructions in the top-level BSR design block. See "Implementing Decoding Logic for Instructions" on page 2-50.

After you run insert dft, this component is mapped to gate level and is ready for viewing.

Implementing Mandatory, Optional, and User-Defined Instructions

The tool implements mandatory, optional, and user-defined instructions.

By default, the tool implements the four mandatory instructions defined by IEEE Std 1149.1—BYPASS, SAMPLE, PRELOAD and EXTEST; therefore, they do not need to be part of the BSD specification in your run script.

The tool also allows the automatic implementation of the optional IEEE Std 1149.1 instructions—HIGHZ, CLAMP, IDCODE, USERCODE, INTEST, and RUNBIST.

The tool can implement any user-defined instruction with any binary code you specify. Details about user-defined test data registers are given in the section "User-Defined Test Data Register Requirements" on page 2-50.

Private instructions are user-defined instructions that are restricted from general use. These instructions might be unsafe for use by other than the manufacturer, and their effects are undefined to the general user. Private instructions can select any register among the standard data registers: boundary, bypass or any user-defined test data register.

Setting the Instruction Register Length

The instruction register length that is set in the TAP controller depends on the number of instructions that are generated. Details about the instruction register length are discussed in the section "Inserting the TAP Controller" on page 2-47.

By default, the tool sets the instruction register length automatically, even if you have user-defined instructions. You can allow the instruction register length to be set automatically by the tool or you can explicitly set your instruction register length.

If you want to set the instruction register length explicitly, use the command

```
set bsd configuration -ir width instruction register length
```

You might want to do this because of vendor requirements or because of some other specific design or hardware requirement. If you set your instruction register for too few bits, your command is ignored. The maximum number of instruction register bits is 32; the minimum is 2.

Binary Code Assignments

The following binary code assignments are made for specific instructions:

- BYPASS always receives the binary code "all 1s."
- EXTEST receives binary code that is not reserved.
- SAMPLE and PRELOAD can share a single binary code which effectively results in a merged SAMPLE/PRELOAD instruction. For details, refer to section "Using SAMPLE and PRELOAD Instructions" on page 2-49.
- IDCODE receives any valid and unreserved binary code when you use the default DW_tap_uc component.
- All unused opcodes will be mapped to BYPASS instruction. If you do not specify an "all 0s" for any instruction, then "all 0s" is not used and the instruction defaults to BYPASS.

Using SAMPLE and PRELOAD Instructions

Though SAMPLE and PRELOAD are separate instructions, they can share a single binary code. By default, the tool implements a merged SAMPLE/PRELOAD instruction unless you specify separate binary codes.

If you specify an opcode for SAMPLE but not for PRELOAD, the tool implements a merged SAMPLE/PRELOAD instruction:

```
set bsd instruction {SAMPLE} -code {010 100} -register BOUNDARY
```

However, the preview_dft report displays the instructions separately, as shown in the following example:

```
Instructions that select the register 'BOUNDARY': EXTEST 101 SAMPLE 010 100 PRELOAD 010 100
```

In addition, though IEEE Std. 1149.1 allows you to share SAMPLE and PRELOAD code with other instructions, the tool supports binary code sharing only between SAMPLE and PRELOAD.

Implementing Decoding Logic for Instructions

The tool creates two types of decoding logic. The first is generated automatically in the TAP controller. The other is generated in the top level name BSR mode inst design block.

The TAP controller decoding logic includes the standard opcodes for BYPASS. If you specify multiple opcodes, the decoding logic is always implemented outside the TAP.

The top_level_name_BSR_mode_inst design block contains:

- All decode logic for standard and user-defined instructions
- Output conditioning logic

User-Defined Test Data Register Requirements


The tool treats a user-defined test data register like any other boundary-scan component. The signals of the test data register cell are connected to the control signals of the TAP controller according to a predefined interface. The interface is a set of signal types. Each signal type must correspond to a given user test data register pin.

The block that contains the register structure must be part of the design. Because the same block can be instantiated several times in the design, provide a hierarchical instance name for each use. Use the <code>set_dft_signal</code> and <code>set_scan_path</code> commands. For more information see the *DFTMAX Boundary Scan User Guide*.

The tool supports defining multiple-user test data registers for user and scan registers. This way, you can specify multiple user registers at the same hierarchical cell; therefore, connecting each test data register to the decoding logic, and allowing each the ability to drive the SO port into the TAP controller.


The minimum interface for an asynchronous type of the user test data register is shown in Figure 2-26.

Figure 2-26 Minimum Interface for an Asynchronous User Test Data Register



The minimum implementation for a synchronous type of boundary-scan design is Figure 2-27.

Figure 2-27 Minimum Interface for a Synchronous User Test Data Register



For the asynchronous and synchronous TDR, the update_clk and update_en pins are used to control, if present, the update stage of the TDR. The inst_enable and bist_enable pins are also supported. The inst_enable pin becomes active when the instruction that selects the TDR is active. The bist_enable pin becomes active when the instruction that selects the TDR is active and the TAP is in run/test-idle state on the rising edge of TCK.

The user test data register does not need an update mechanism. This is required only for the boundary-scan data register. The shifting behavior of the user test data register is checked during compliance checking; however, update pins are also available.

To increase the predictability of the timing impact of MUXing on the clock signal, deal with MUXing when you synthesize the register. Figure 2-28 shows an example of a scan path register used as a custom test data register.


The scan-enable signal acts as the shift enable. The scan input and scan output can be seen respectively as the TDI and TDO of the test data register.

The clock signal driven to the clock pins comes from a multiplexer. The multiplexer selects the functional clock signal during mission mode. The clock signal coming from the TAP

controller is selected during the shift_DR state. You can control the type of selecting logic in the design to meet timing requirements.

Clock signals of BSR or TDR are derived from TCK directly in a synchronous implementation. These signals are derived from TAP in an asynchronous implementation. An asynchronous user test data register is shown in Figure 2-28.

Figure 2-28 Asynchronous User Test Data Register



Connecting the TAP to the User-Defined Test Data Register

Figure 2-29 shows a representation of the connection between the asynchronous TAP controller and the user-defined test data register. A script for connecting an asynchronous TAP controller to a user-defined test data register is shown in Example 2-8.





Figure 2-29 User-Defined Instruction Implemented in an Asynchronous TAP and Test Data Register Style

Example 2-8 Connecting an Asynchronous TAP Controller and a User-Defined Test Data Register

Figure 2-30 shows a representation of the connection between the synchronous TAP controller and the user-defined test data register. A script for connecting a synchronous TAP controller to a user-defined test data register is shown in Example 2-9.

Figure 2-30 User-Defined Instruction Implemented in a Synchronous TAP and Test Data Register Style



Example 2-9 Connecting a Synchronous TAP Controller and a User-Defined Test Data Register

```
set dft signal -view spec -type bist enable -hookup pin utdr/bist en
set scan path USER REG -class bsd -view spec \
   -hookup {utdr/tdi \
            utdr/capture clk \
            utdr/update clk \
            utdr/capture en \
            utdr/update en \
            utdr/shift en \
            utdr/bist en \
            utdr/tdo}\
   -exact length 45
set bsd instruction USER INST -code "1001" \
     -register USER REG \
     -output condition BSR \
     -input clock condition TCK \
     -high utdr/inst enable
# NOTE: for a memory BIST controller, use the RUNBIST instruction
```

MUXing logic is inserted in front of each test data register access pin to select between the functional signal and the TAP controller control signal.

For each user-defined instruction, the decoded signal drives the select pin of the MUXing logic for the corresponding test data register.

If the TDR access pins are initially not connected, the tool optimization simplifies the MUXing logic to a simple AND gate.

Specifying Output Port Conditioning

The <code>-output_condition</code> option of the <code>set_bsd_instruction</code> command allows you to control how the boundary-scan register controls the output ports when the specified instruction is active. The available values are

• -output condition BSR

This value puts the boundary-scan register into EXTEST mode when the instruction specified by the <code>set_bsd_instruction</code> command becomes active, regardless of the TAP controller state.

• -output condition HIGHZ

This value puts the boundary-scan register into HIGHZ mode when the instruction specified by the <code>set_bsd_instruction</code> command becomes active, regardless of the TAP controller state.

• -output condition NONE

This value keeps the boundary-scan register transparent. This is the default.

You can use the <code>-output_condition</code> option to specify the <code>BSR</code> or <code>HIGHZ</code> output conditions for the INTEST and RUNBIST instructions; a value of <code>NONE</code> is not supported for these instructions. You can specify any of the three output conditions for user-defined instructions. You cannot use this option for the following standard and optional instructions: <code>EXTEST_PULSE</code>, <code>EXTEST_TRAIN</code>, <code>SAMPLE</code>, <code>PRELOAD</code>, <code>BYPASS</code>, <code>HIGHZ</code>, <code>CLAMP</code>, <code>IDCODE</code>, <code>USERCODE</code>.

If you want to condition all your outputs to be in high impedance for the HIGHZ output condition, make sure all output ports are driven by tristate pads.

Specifying Input Clock Conditioning

The <code>-input_clock_condition</code> option of the <code>set_bsd_instruction</code> command allows you to control how the system clocks behave when the specified instruction is active. The available values are

• -input clock condition PI

This value does not add any controlling logic to the system clock signals during boundary-scan insertion; each system clock remains driven by the existing connection from its primary input (PI). This is the default.

• -input clock condition TCK

This value adds controlling logic to each system clock signal so that it is driven by the test clock TCK when the instruction specified by the set_bsd_instruction command is active and the TAP controller is in the Run-Test-Idle state.

The <code>-input_clock_condition</code> <code>TCK</code> option is normally used to force the system clocks to use TCK when the INTEST or RUNBIST instructions are active, although you can specify it for user-defined instructions as well. You cannot use this option for the following standard and optional instructions: <code>EXTEST_PULSE</code>, <code>EXTEST_TRAIN</code>, <code>SAMPLE</code>, <code>PRELOAD</code>, <code>BYPASS</code>, <code>HIGHZ</code>, <code>CLAMP</code>, <code>IDCODE</code>, <code>USERCODE</code>.


Boundary-scan insertion inserts controlling logic for any primary input signals that it recognizes as clock signals, independent of what timing or test clocks are defined. You can use the <code>preview_dft -bsd cells</code> command to see what primary inputs are identified as clock inputs for boundary-scan insertion:

index	port	pin(s)	package pin	function	type	impl
7	DIN	UDIN/Z	-	input	BC_2	DW_BC_2
6	TCLK	UTCLK/Z	-	clock	$BC^{-}4$	DW BC 4
5	EN	UEN/Z	-	input	BC 2	DW BC 2

4	SE	USE/Z	-	input	BC 2	DW BC 2
3	SI	USI/Z	_	input	BC 2	DW BC 2
2	SO	USO/A	-	output2	BC 1	DW BC 1
1	SYSCLK	USYSCLK/Z	-	clock	BC 4	DW BC 4
0	DOUT	UZ/DOUT	-	output2	BC 1	DW BC 1

The controlling logic is inserted inside the boundary-scan register mode control block in accordance with IEEE Std 1149.1 rule number 7.8.2.a. Figure 2-31 shows an example of the controlling logic inserted on a system clock signal for the RUNBIST instruction.

Figure 2-31 Controlling Logic for TCK Input Clock Condition



The behavior of the controlled clock signal is as follows:

- The original system clock is selected when no qualifying instruction is loaded.
- The signal is held inactive when a qualifying instruction is loaded, but the TAP controller is not in the Run-Test-Idle state.
- The TCK clock signal is selected when a qualifying instruction is loaded and the TAP controller is in the Run-Test-Idle state.

If you define a clock port as a linkage port using the <code>set_bsd_linkage_port</code> command, the port is excluded from boundary-scan insertion, and no input condition MUXing logic is added to it.

The <code>-input_clock_condition</code> option does not affect user-defined test data register (UTDR) clock pin connections, even when the UTDR has an existing connection to a system clock. The <code>-input_clock_condition</code> option applies to all other sequential cells clocked by the system clock, but the UTDR clock pin connections are determined by a separate set of rules. For more information on UTDR clock pin connections, see SolvNet article 036718, "How Are User-Defined Test Data Register (UTDR) Connections Made?".

Accessing Internal Scan Through Boundary-Scan Logic

Designers often face restrictions on designs they can put on their ports, so they try to avoid using dedicated ports for internal test. The tool allows you use boundary-scan logic to control these test signals.

You cannot avoid including boundary-scan ports at the top level, but you can avoid including ports associated with internal scan functionality.

There are three methods for accessing internal scan with boundary-scan logic. You can

- Generate scan-enable signals using boundary-scan logic
- Access internal scan chains between tdi and tdo
- Use scan-through-TAP to daisy chain internal scan to BSR cells

Generating Scan-Enable Signals Using Boundary-Scan Logic

In this configuration you can access the internal scan chains through the top-level ports. These top-level ports can be either dedicated to the scan chain or shared with functional logic.

To generate scan-enable signals on your boundary-scan design,

- 1. Create a dedicated scan-enable port (scan en) on your core logic.
- 2. Specify one instruction with the internal_scan switch.
- 3. Insert your boundary-scan logic.
- 4. Run scan insertion using the scan_en port defined on the core as the scan enable.

If boundary-scan insertion is performed earlier in the flow than internal-scan insertion, you should plan to have a dedicated port in the core logic for the scan enable. You should declare this port as the scan_en signal for boundary-scan insertion. You use this port as the scan-enable port for internal scan insertion.

The scan-enable signal generated in the boundary-scan logic is associated with an instruction that makes internal scan active. To generate such a signal and to connect to the correct core logic pin, use the <code>-internal_scan</code> option of the <code>set_bsd_instruction</code> command. The <code>set_bsd_instruction</code> command is discussed in detail in the <code>DFTMAX</code> Boundary Scan User Guide.

The following example shows how the set_bsd_instruction command might be used to generate an internal scan signal:

```
\verb|set_bsd_instruction {chain_1}| - \verb|code {1001}| - \verb|internal_scan U_CORE/TEST_SE| \\
```

This example creates the instruction $chain_1$, assigns to it the opcode 1001 and associates the instruction with the internal scan port $U_CORE/TEST_SE$. Because IEEE Std 1149.1 requires a register to be connected between TDI and TDO whenever an instruction is selected, the bypass register is active during this operation.

Be aware that a special test protocol file is needed to run ATPG on your design. This protocol file makes sure that the instruction selecting the scan-shift mode is set in the boundary-scan logic before data is shifted.

See the *DFTMAX Design-For-Test User Guide* for information on inserting internal scan into your core logic.

The advantage to using this method is that parallel access to the scan chains is allowed, reducing test time. It allows you to avoid having a dedicated top-level scan-enable port. The disadvantage is that this implementation does not allow internal scan access through the board-level test mechanism.

Accessing Internal Scan Chains Between TDI and TDO

To achieve complete access of your internal scan through your boundary-scan logic:

Connect all your scan chains between TDI and TDO by following these steps:

- 1. Declare dedicated input and output ports on your core logic for each scan chain.
- 2. Identify each scan chain as a user-defined test data register.
- 3. Specify an instruction that selects each scan chain.
- 4. Run boundary-scan insertion.
- 5. Use the dedicated ports as the scan input and scan output of your core logic.
- 6. Run scan insertion on your core logic.

This method allows you to have complete access to your chips at the board level. You also save a scan-enable port. This method is inconvenient because the scan chains are shifted serially, causing a time-consuming test cycle.

The test protocol for this method is quite large and requires each scan chain to be loaded separately.

Using Scan-Through-TAP to Daisy Chain Internal Scan to BSR Cells

The scan-through-TAP capability in the tool allows you to daisy chain the scan chains with the BSR chain to become a single chain between TDI and TDO.

To use scan-through-TAP in your flow,

- Specify the scan-through-TAP register.
- Specify the scan-through-TAP instruction.
- Implement scan-through-TAP.

This method allows you to automate the process of

- Specifying the scan-through-TAP register containing multiple scan-chains and boundary-scan registers
- Daisy-chaining the specified scan chains or the BSRs in the scan-through-TAP register
- Synthesizing the circuitry to control the scan-chain operation by IEEE Std. 1149.1 instruction

Generating Mode Signals for the BSR Cells

During <code>insert_dft</code>, the logic required to generate the mode signal for each BSR and the instruction decoding logic for HIGHZ, CLAMP, and user-defined instructions are inserted by using unmapped generic components.

The design is put under the design name


```
name of top level design BSR mode inst design
```

This block is instantiated in the BSR block. Its instance name is

```
{\it name\_of\_top\_level\_design\_BSR\_mode\_inst}
```

The BSR cells and mode generation block created by <code>insert_dft</code> are shown in Figure 2-32.


Figure 2-32 BSR Cells and Mode Logic at MyTop BSR top design Level



After insert_dft your boundary scan is present in your design in an unmapped state. The next step is to synthesize the logic.

The generic boundary-scan logic generated by insert dft is shown in Figure 2-33.

Figure 2-33 Boundary-Scan Logic at the Top Level



Previewing Your Boundary-Scan Design

You can preview the results of boundary-scan insertion by using the preview_dft command.

The preview_dft command invokes the boundary-scan architect embedded in the tool. The boundary-scan architect provides you with a map of the boundary-scan implementation.

The preview_dft command validates all pad design instances against the specified pad type and the access list. By default, all pad design instances are validated unless otherwise specified with the set_bsd_configuration -check_pad_designs.

When you use the preview_dft command before you use insert_dft, the boundary-scan architect tells you how the boundary-scan logic is to be implemented. For more information about using the preview dft command, see the *DFTMAX Boundary Scan User Guide*.

Optimization Techniques

After inserting the boundary-scan logic, you can use three cell-level optimization techniques to minimize the inserted logic's impact on the area and timing of your design.

Merging Boundary-Scan Register Cells


Before performing any cell-merging operations, preview the results of boundary-scan insertion by using the preview dft command.

The <code>insert_dft</code> command performs complete boundary-scan insertion, providing a boundary-scan register cell for each port and control signal. Your design might have feed-through connections or tristate output drivers directly fed by an input driver. In such cases, the BSR cells on the feed-through connections or on the output drivers are not necessary. The <code>insert_dft</code> command automatically merges cells in two specific situations:

- The parallel output of an input BSR cell drives the parallel input of an output BSR cell.
 In this case the input BSR cell is removed, leaving a direct connection from the input pad-cell output to the parallel input of the output BSR cell.
- The parallel output of an input BSR cell drives the parallel input of a control BSR cell.
 The tool operates the same kind of BSR cell merging as described in the previous case.

An example of one of these situations is shown in Figure 2-34.

Figure 2-34 BSR Cell Merging



Note:

If the feedthrough has a buffer at the input and an inverted buffer at the output port, the tool will not merge the BSR cells. This is because the tool inserts BSR at the output port with inverters to compensate for the output port inversion.

Timing Optimization


BSR cells are inserted between an input port and internal logic and between internal logic and an output port. The insertion of BSR cell gates modifies the timing paths on both sides, thereby increasing the delay on both sides.

Mitigating Timing Impact on the Input Side


The timing impact of a BSR cell on the input side of internal logic is illustrated in Figure 2-35.

Figure 2-35 Timing Impact on Input

Before Boundary-Scan Insertion



After Boundary-Scan Insertion



You can mitigate the timing impact by substituting a control-and-observe cell with a control-only cell, or you can eliminate the cell altogether.

If the timing path is critical, you can remove the default control-and-observe BSR cell (BC_1, BC_2) and substitute an observe-only BSR cell (BC_4) where no multiplexing logic is inserted in the functional path. IEEE Std 1149.1 allows input observe-only BSR cells if the INTEST instruction is not implemented in the design.


If you can afford to, you might want to remove the BSR cell from the input if it is on a timing-critical path. Although this action violates IEEE Std 1149.1, the tool considers it to be a tolerable violation. Its main impact is to reduce the design's testability.


Mitigating Timing Impact on the Output Side

The timing impact on the output side of the internal logic is illustrated in Figure 2-36.

Figure 2-36 Timing Impact on Output

Before Boundary-Scan Insertion





The only alternative is to remove the BSR cell if it is on a timing-critical path. This action violates IEEE Std 1149.1, but the tool considers it to be a tolerable violation, reducing the design's testability.

Specifying Timing Constraints

You can specify timing constraints on ports by using the set max delay command.

```
set_max_delay -from in00 -to U1/D 2.9
set_max_delay -from U86/Z -to out00 2.3
```

For more information on how to constrain the timing in your design, see the Design Compiler documentation.

Area Optimization


By default, <code>insert_dft</code> adds a control BSR cell for each output tristate driver enable pin. The area overhead caused by this insertion can be significant. Consequently, you might want to share a control BSR cell among several enable signals. This reduces the number of BSR cells and the total area consumed by the BSR.

The board-level test vector software activates one tristate output at a time, reducing the noise generated by the transition. To avoid ground bounce problems, limit the number of

enable pins driven by a single BSR cell. You can limit the number of enable pins one control BSR can drive by using the <code>set_bsd_configuration-control_cell_max_fanout</code>.

Figure 2-37 shows an example of area-driven boundary-scan optimization.

Figure 2-37 Area-Driven Boundary-Scan Optimization



3

Inserting Boundary-Scan Logic for IEEE Std 1149.6

This chapter describes how to insert boundary-scan logic for IEEE Std 1149.6-2003 into your design and preview the results before compliance checking. Various sections describe boundary-scan requirements, initializing and inserting the TAP controller, and implementing instructions.

This chapter includes the following sections:

- IEEE Std 1149.6 Overview
- Boundary-Scan Components for IEEE Std 1149.6
- The EXTEST_TRAIN Instruction
- The EXTEST_PULSE Instruction

IEEE Std 1149.6 Overview

This section provides an overview of IEEE Std 1149.6 logic. The DFTMAX tool synthesizes the IEEE Std 1149.6 in conjunction with the IEEE Std 1149.1, and generates a IEEE Std 1149.6 compliant BSDL file, and the IEEE Std 1149.6 patterns for verification.

The compliance checker validates the IEEE Std 1149.1 for designs with IEEE Std 1149.6 logic, and the validation of the IEEE Std 1149.6 patterns is done by BSD patterns simulation. There is no support for AC_8, AC_9, and AC_10 BSR cells.

For more information on IEEE Standard 1149.6, see the *DFTMAX Boundary Scan User Guide*.

Boundary-Scan Components for IEEE Std 1149.6

This standard defines new BSR AC selection cells and new BSR data cells on AC pins that have drive capability. Figure 3-1 shows the IEEE Std 1149.1 original cell type with AC_1 and AC_2 cells and the changes made to it required by IEEE Std 1149.6.





Figure 3-1 Original Boundary-Scan Cell Type: IEEE Std 1149.1

AC/DC Selection Cell AC_SelX

The AC/DC selection cell in Figure 3-2 is an adaptation of the highly general BC_1 cell from IEEE Std 1149.1. It is only used in internal contexts. This cell has no input multiplexer before the capture flip-flop, so by the definition (in BSDL) of what it captures in the Capture-DR TAP Controller state, this cell captures an unknown value X.


Figure 3-2 AC_SelX Internal Cell Design Used for AC/DC selection



AC/DC Selection Cell AC_SelU

The AC/DC cell in Figure 3-3 is an adaptation of the BC_2 cell from IEEE Std 1149.1. It is only used in internal contexts. This cell has an input multiplexer before the capture flip-flop that selects the update flip-flop content, so by the definition in BSDL of what it captures in the Capture-DR TAP Controller state, this cell captures the value UPD. This cell also has no mission signal to monitor, so the output multiplexer that is usually seen is also omitted.

Figure 3-3 AC_SelU Internal Cell Design Used for AC/DC Selection



Output Data Cell AC_1 (Supports INTEST)

The AC_1 cell in Figure 3-4 is an adaptation of the general BC_1 cell from IEEE Std 1149.1. This cell supports the INTEST instruction. Note that the BC_1 cell can be used in contexts other than supplying data to output drivers (input cells, control cells), but the AC_1 cell supports only the Output2 and Output3 contexts.

IEEE Std 1149.1 Data Cell BC 1 Mission Input Mission Output Shift out Mode 5 Shift in ShiftDR UpdateDR ClockDR AC_1 Output Data Cell Mission Input Mission Output Shift out Mode 5 AC Mode Shift in ShiftDR UpdateDR

Figure 3-4 AC_1 Output Data Cell Adapted From BC_1

The circuitry added for support of AC EXTEST test instructions is circled in the figure.

AC Test Signal

Output Data Cell AC_2

ClockDR

The AC_2 cell in Figure 3-5 is an adaptation of the BC_2 cell from IEEE Std 1149.1. Note that the BC_2 cell can be used in contexts other than supplying data to output drivers (input cells, control cells), but that the AC_2 cell supports only the Output2 and Output3 contexts. This cell does not support INTEST. The circuitry added for support of AC EXTEST test instructions is circled in the figure.




Figure 3-5 AC_2 Output Data Cell Adapted From BC_2

BIDI Output Cell AC_7 (Supports INTEST)

The AC_7 cell in Figure 3-6 (shown with its companion BC_2 control cell) is an adaptation of the bidirectional BC_7 cell from IEEE Std 1149. This cell supports the INTEST instruction. The circuitry added for support of AC EXTEST test instructions is circled.




Figure 3-6 AC_7 Output Cell Adapted From BC_7

AC Cell Mode Controls

Table 3-1 defines the mode signal generation for the AC output cells.

Table 3-1 AC Output Mode Generation

Instruction	Mode 1	Mode 2	Mode 3	Mode 4	Mode 5
EXTEST	1	0	1	1	1
PRELOAD	0	0	1	X	0
SAMPLE	0	0	1	0	0

Table 3-1 AC Output Mode Generation (Continued)

Instruction	Mode 1	Mode 2	Mode 3	Mode 4	Mode 5
INTEST	0	1	0	0	1
RUNBIST	X	X	0	X	1
CLAMP	1	X	1	X	1
HIGHZ	X	X	0	Χ	X

Note:

The EXTEST entry includes EXTEST, EXTEST_PULSE, and EXTEST_TRAIN.

The row for the INTEST instruction for cells AC_2, AC_8, and AC_10 that do not support INTEST should be ignored.

General AC Pin Driver Structure

A possible implementation for a pin driver that supports IEEE Std 1149.1 instructions and AC test capabilities provided by IEEE Std 1149.6 is shown in Figure 3-7. This implementation is a simple adaptation of a commonly used Boundary-Scan Register cell design (BC_1), where an extra multiplexer, controlled by AC Mode is used to select either the update register content, or that same content modulated by an XOR gate with the AC test signal.




Figure 3-7 General AC Pin Driver Structure

Test Receiver With BSR Cells

In Figure 3-8, the retiming latch ensures that the gating signal always encloses the TCK='1' pulse that is intended to gate. TMS='1' in the equation ensures that the hysteretic memory initializes only on transitions from one of the Exit*_DR states to Update_DR, and not to PauseDR or to ShiftDR. The timing diagrams help in understanding the circuit.

Optional: required for observe-and-control capability on single-ended inputs only Shift Out Shift In -Update Capture FF FF Boundary Register ShiftDR EXTEST_PULSE Cell ClockDR **UpdateDR** or EXTEST_TRAIN selected V_{Hyst} **+** - R_r Pad AC Set Hyst DC Test Mem Receiver C_r Clear $\mathrm{V}_{\mathrm{Hyst}}$ Init_Memory Might be located (common to all near TAP controller test receivers) Capture-DR EXTEST • EXTEST TRAIN • EXTEST PULSE • TMS • D Exit1-DR • G Exit2-DR EXTEST_PULSE, EXTEST_TRAIN: **EXTEST**: TCK -TCK TAP State XXCapture DRXX Shift DR TAP State ∭ Exit*_DR ∭Update_DR∭ Init Memory -TMS _ Clock_DR _ Latch Q -Init_Memory —

Figure 3-8 Possible Full-Featured Integration of Test Receiver Model and Boundary-Scan Register Cell

Optional: required for observe-and-control capability on single-ended inputs only Shift Out Shift In -Update Capture FF FF Boundary Register ShiftDR EXTEST_PULSE Cell ClockDR **UpdateDR** or EXTEST_TRAIN selected V_{Hyst} **+** - R_r Pad AC Set Hyst DC Test Mem Receiver C_r Clear $\mathrm{V}_{\mathrm{Hyst}}$ Init_Memory Might be located (common to all near TAP controller test receivers) Capture-DR • EXTEST • EXTEST TRAIN • EXTEST PULSE • TMS • D Exit1-DR • G Exit2-DR EXTEST_PULSE, EXTEST_TRAIN: **EXTEST**: TCK -TCK TAP State XXCapture DRXX Shift DR TAP State ∭ Exit*_DR ∭Update_DR∭ Init Memory — TMS _ Clock_DR _ Latch Q -Init_Memory —

Figure 3-9 Possible Full-Featured Integration of Test Receiver Model and Boundary-Scan Register Cell

Note:

The generated clock, init_memory, is suitable for rising edge-sensitive behavior only.

In Figure 3-10, the circuit provides a negative-active level-sensitive clock signal. A retiming latch and TMS are used to ensure the correct transitions are taking place.

For a level-sensitive clock, the trailing edge of the clock pulse needs to be the active edge, that is, placed at the TCK edge as required by the IEEE Std 1149.6. In order to place it correctly, ensure that a transition is taking place from Select_DR_Scan to Capture_DR.

The circuit creates a level-sensitive clock with the trailing edge as the active edge. By making it negative-active, the trailing edge is also the rising edge, so the clock produced by this circuit can be used with test receivers (RX) exhibiting either level-sensitive or edge-sensitive behavior or even a mix of behaviors. Due to this flexibility, the circuit shown in Figure 3-10 might be preferred over that in Figure 3-8 for implementation when the type of test receivers being supported cannot be determined in advance.

Optional: required for observe and control capability on single-ended inputs only ShiftOut С Boundary U ShiftIn Register а р Čell ShiftDR ClockDR \ UpdateDR Hold V_{Hyst} R_F Pad H EXTEST PULSE Set DC Test EXTEST_TRAIN Clear Receiver Selected Set Might be located Clear near TAP controller Exit1-DR • Init Memory Exit2-DR • (common to all test receivers) EXTEST_TRAIN EXTEST_PULSE • TMS • D Select_DR_Scan ← **EXTEST** • **EXTEST**: EXTEST_PULSE, EXTEST_TRAIN: **TCK TCK TAP State** Select_DR XX Capture_DR XX Shift DR **TAP State** Exit* DR **TMS** TMS Latch Q Init_Memory_bar Init Memory bar Clock_DR

Figure 3-10 Alternative Integration of Test Receiver Model and Boundary-Scan Register Cell

Note:

The generated clock, init_memory, is suitable for both rising edge-sensitive (flip-flop) and negative-active level-sensitive (latch) behaviors.


The EXTEST_TRAIN Instruction

The EXTEST_TRAIN instruction implements new test behaviors for AC pins and simultaneously behaves identically to IEEE Std 1149.1 EXTEST for DC pins.

The EXTEST_TRAIN instruction enables edge-detecting behavior on signal paths containing AC pins, where test receivers (RX) reconstruct the original waveform created by a driver even when signals decay due to AC-coupling.

The EXTEST_TRAIN instruction, by action of the AC test signal, causes data produced by drivers to be inverted on the first falling edge of TCK after entering the run-test/idle TAP controller state and to be subsequently toggled on each falling edge of TCK while remaining in the state shown in Figure 3-11.

Figure 3-11 Behavior of Active High AC Test Signals when EXTEST_TRAIN is Effective



This generates multiple pulses on a driver with each pulse cycle having a width of two TCK cycles. The first falling edge of TCK after leaving the run-test/idle TAP controller state will restore driver data if it is not already matching the value of the update flip-flop. If the run-test/idle TAP controller state is exited after only one cycle of TCK, then the EXTEST_TRAIN instruction is not distinguishable from the EXTEST_PULSE instruction. If the run-test/idle TAP controller state is not entered, then the AC output pin behavior when the EXTEST_TRAIN instruction is effective is not distinguishable from that of the (DC) EXTEST instruction.

The derivation of the output signal inversions from the falling edge of TCK when a pulse train is generated guarantees that the duty cycle of TCK does not affect the squareness of the pulse train. However, interruptions in TCK that are allowed by IEEE Std 1149.1 will have the effect of stretching a pulse or duration between pulses. Typical TCK frequencies used in test equipment might vary from hundreds of kilohertz to tens of megahertz. The TCK rate used to drive a chain of devices is also limited by the slowest TCK rate of any member of that chain, as documented in BSDL. This standard is intended for use in many device types, including devices where system clock rates are several decades higher than these typical TCK rates. The device designer needs to remember this basic range on TCK rates and how it might be quite different from the mission performance range.

As a device designer, you might have some flexibility in driver implementation if the driver has dynamic behavior that must be conditioned by some minimum number of pulses before a downstream receiver actually samples its output. Rules specified in the IEEE Std 1149.6 allow you to further state a time frame within which these pulses should occur. However, this begins to approximate a minimum TCK requirement that should be observed by testing tools, which might prevent a given tool from being able to perform the EXTEST_TRAIN instruction. The IEEE Std 1149.6 recommends designers not add this restriction whenever possible, so as to avoid implementing an instruction that cannot be used practically. It also recommends using a large maximum time period when such time is needed.

The EXTEST_PULSE Instruction

The EXTEST_PULSE instruction implements new test behaviors for AC pins and simultaneously behaves identically to IEEE Std 1149.1 EXTEST for DC pins.

The EXTEST_PULSE instruction enables edge-detecting behavior on signal paths containing AC pins, where test receivers (RX) reconstruct the original waveform created by a driver even when signals decay due to AC-coupling.

One possible mechanism for achieving the required behavior is with an internal signal called the AC test signal. The AC test signal will be combined with the signal from the associated Boundary-Scan Register data cell with an XOR gate, and it causes data produced by drivers to be inverted on the first falling edge of TCK after entering the run-test/idle TAP controller state and to be restored on the first falling edge of TCK after leaving this state, as shown in Figure 3-12. This generates a pulse of inverted data on a driver that is as wide as the time spent in the run-test/idle TAP controller state. If the run-test/idle TAP controller state is not entered, then the output behavior of the AC pins is not distinguishable from that of the DC EXTEST instruction.




Figure 3-12 Behavior of Active High AC Test Signals when EXTEST_PULSE is Effective

The device designer might specify a minimum width requirement for pulses produced by the EXTEST_PULSE instruction that exceeds the minimum width necessitated by rules provided by this standard. This allows you to specify a minimum pulse width produced by the EXTEST_PULSE instruction that is longer than the minimum already governed by the rules for determining T-test. A minimum pulse width allows critical time constants for AC-coupling or edge detection to decay to a static DC level. You might have other design parameters that require more time than this minimum.

Note:

For more information on the IEEE Std 1149.6, contact the IEEE Society.

4

Checking IEEE Std 1149.1 Compliance

This chapter describes how to check compliance of your completed boundary-scan design against IEEE Standard 1149.1 to ensure that it behaves correctly and can be used by any board-level tester that complies with IEEE Standard 1149.1.

The DFTMAX tool provides complete compliance checking through the <code>check_bsd</code> command. The <code>check_bsd</code> command verifies your boundary-scan design against the IEEE Std 1149.1 rules. The <code>check_bsd</code> command is an easy and fast way to verify your boundary-scan design without generating a testbench or running an exhaustive functional simulation.

This chapter includes the following sections:

- Introduction
- Phase One: Extracting and Verifying the TAP Controller
- Phase Two: Extracting the Shift Register Stages of IEEE Std 1149.1 Registers
- Phase Three: Extracting Implemented Instructions and Test Data Registers
- Phase Four: Inferring BSR Cell Characteristics

Introduction

The <code>check_bsd</code> command performs compliance checking and design verification, and it generates messages to inform you about possible problems with the design. Whether you generate your boundary-scan design with the DFTMAX tool or with another tool, <code>check_bsd</code> is valuable. Often designs pass through many hands, resulting in potential errors. The <code>check_bsd</code> command uses symbolic simulation to discover problems in the boundary-scan design.

The tool implements the check bsd command in three different ways:

As a standalone command

The <code>check_bsd</code> command is generally run as an individual command. When you run <code>check_bsd</code>, you can obtain information about your boundary-scan design then debug violations to the IEEE Std 1149.1. This chapter discusses the use of <code>check_bsd</code> in this manner.

Within the write bsdl command, as a BSDL preprocessor

The write_bsdl command automatically executes <code>check_bsd</code> if no previous run of check_bsd was done or if the results of the previous run are invalid.

Within the create_bsd_patterns command, as a boundary-scan test-vector preprocessor

The <code>create_bsd_patterns</code> command automatically executes <code>check_bsd</code> if no previous run of check bsd was done or if the results of the previous run are invalid.

check_bsd Messages

While analyzing your boundary-scan design <code>check_bsd</code> provides you with feedback by using messages numbered TEST-801, TEST-802, and so on.

The messages generated by check bsd can have one of three levels of severity:

1. Information

Information messages provide you with information about the status of the compliance-checking process or more details about a specific violation. This is the lowest level of severity.

2. Warning

Warning messages indicate a boundary-scan violation. A warning message means your design doesn't fully comply with IEEE Std 1149.1 and this might affect the test procedure at the board level.

If <code>check_bsd</code> produces warning messages for your design, you should fix the problem to achieve a verified and compliant design. This is the intermediate level of severity.

3. Error

Error Messages indicate the existence of a boundary-scan violation that is so severe that <code>check_bsd</code> cannot proceed. After an error is reported, <code>check_bsd</code> stops processing your design. No BSDL or patterns are generated.

You can downgrade certain error messages to a warning status with the set_message_severity command. This command is described in the DFTMAX Boundary Scan User Guide.

If <code>check_bsd</code> produces error messages for your design, you must fix them to achieve a verified and compliant design.

This is the highest level of severity. You must fix error violations to continue checking your design.

Reporting Multiple Violations

When a violation occurs one time, it might be present in other areas of the design as well. As a consequence, two information messages exist to identify the number of times a violation has occurred.

 If a violation occurs only one time more, the information message TEST-801 is generated. For example,

```
Information: There is 1 such other violation. (TEST-801)
```

The TEST-801 message immediately follows the violation message to which it refers. It is generated in both the verbose and the nonverbose modes of <code>check_bsd</code>. In the verbose mode of <code>check_bsd</code>, the name of the object containing the same violation is listed. To address the problems that cause the TEST-801 message to be generated, investigate and fix the causes of the previous message and run <code>check_bsd</code> again.

• If a violation occurs more than one more time, the information message TEST-802 is generated. For example,

```
Information: There are 8 such other violations. (TEST-802)
```

The TEST-802 message immediately follows the violation message to which it refers. It is generated in both the verbose and the nonverbose modes of <code>check_bsd</code>. In the verbose mode of <code>check_bsd</code>, the name of the objects containing the same violation are listed. To address the problems that cause the TEST-802 message to be generated, investigate and fix the causes of the previous message and run <code>check_bsd</code> again.

Reporting the Origin of a Violation

When you use <code>check_bsd</code> in verbose mode, it can, in some cases, report on the cause of a violation. If the cause of a violation can be found by <code>check_bsd</code>, the tool generates one of the messages TEST-90*. These messages are described in Table 4-1.

Table 4-1 Violation Origin Messages

Message number	Message description
TEST-901	Design input port controls the logic
TEST-902	Pin of a cell driving a multiple driver net
TEST-903	Cell is a black box
TEST-904	Pin of cell driven by a constant source
TEST-905	Pin of cell driven by a weak "Z"
TEST-906	Cell having multiple inputs with index scan tokens

This allows you to have more information on the root cause of the problem for some violations.

For example, a TEST-903 message might look like the following:

Information: This problem occurred because cell U245 is black boxed. (TEST-903) $\,$

Classifying Violations

The tool classifies compliance violations in two categories:

Tolerable violations

Tolerable violations are typically not severe violations. They don't seriously affect how a board-level test will run. Consequently, they are considered minor, and do not prevent the generation of BSDL or of boundary-scan test vectors.

Examples of tolerable violations include a missing pull-up cell or a missing BSR cell.

Intolerable violations

Intolerable violations seriously affect how a board-level test will run because they prevent the generation of BSDL or of boundary-scan test vectors.

Examples of intolerable violations include a missing bypass register or a noncompliant boundary-scan register.

Note:

Some intolerable violations can be down graded from status error to warning. Refer to the *DFTMAX Boundary Scan User Guide* for details.

Preparing to Use check_bsd

Before you begin checking your design for compliance with IEEE Std 1149.1, confirm the following items:

 Your netlist and the logic libraries to which it is mapped are all in the Design Compiler database.

If you have not loaded your netlist and the logic libraries to which it is mapped into the Design Compiler database, you must do so by using Design Compiler commands.

- Your netlist contains IEEE Std 1149.1 logic.
- All pads used in the design have a valid function in the logic library.
 - Run link to identify unresolved references and fix.
 - o Run check design to check for other multiple driven nets.
 - o Run report cell and report reference to identify black boxes.
 - o Run report hierarchy to show the hierarchy references.
 - o Run check_bsd -infer_instructions false to have check_bsd look for implement instructions information passed by insert_bsd. If not found, check_bsd looks for explicit set_bsd_instruction specifications you provided. If neither exist, check_bsd proceeds as it would if you set this option to true. Setting this option to true causes the tool to extract the instructions automatically.
- All TAP ports are defined.
- All compliance-enable ports are defined.

Figure 4-1 shows Design Compiler tips for checking your design before compliance checking.




Figure 4-1 Boundary-Scan Compliance Checking Flow

Using Compliance-Enable Ports

Some silicon vendors require all the outputs of a design to be tristate and to be driven by a single enable signal (see Figure 4-2). These sorts of designs might have a signal that modifies the behavior of the boundary-scan logic.

In general, any design that has test functionality that is not controlled by boundary-scan test circuitry should have the controlling signals defined as compliance-enable signals.

In this way those enable signals are not activated during boundary-scan compliance checking.

out1

out2

out3

enable

Figure 4-2 Compliance-Enable Signals

You can declare such ports to be compliance-enable ports by using the following command.

```
set_bsd_compliance -name pattern_name \
    -pattern [port1 name disabling value1 port2 name disabling value2]
```

Another way to specify the ports as compliance-enable ports is to use the following command.

```
set_bsd_compliance -name pattern_name \
    -pattern [port1_name disabling_value1]
set bsd compliance pattern name [port2 name disabling value2]
```

For more information on using the <code>set_bsd_compliance</code> command, see the DFTMAX Boundary Scan User Guide.

Using check_bsd

See the *DFTMAX Boundary Scan User Guide* for information on using the <code>check_bsd</code> command.

The command syntax is

When true, the <code>-infer_instructions</code> option tells <code>check_bsd</code> to infer instructions by analyzing the decoded signatures for different opcode values in the instruction register. Otherwise, <code>check_bsd</code> uses the implemented instructions.

The level you choose for <code>-effort</code> affects only the implemented instruction extraction in <code>check_bsd</code>. If the IR width is less than or equal to 16, a full sequential search is done to determine all implemented instructions and therefore the effort level is ignored. If the IR width is greater than 16, choose the appropriate effort level accordingly. The options and their description for <code>-effort</code> are as follows:

Option	Description
low	Use low effort when heuristic search is applied to extract implemented instructions. A heuristic search is based on one-hot encoding search; therefore, if the on-hot encoding style is used for instruction implementation, use this effort level.
medium	Use medium effort when heuristic and limited sequential search is applied to extract implemented instructions. This search is made narrower than what is used for effort level high, and is therefore more useful and less time consuming than with a long length instruction register.
high	Use high effort when heuristic and full sequential search is applied to extract implemented instruction. A heuristic and full sequential search is useful when the instruction register is not long, as a long IR would take considerably more time to extract the implemented instructions.

Working With check_bsd

The check bsd command performs the following checks on your design:

- 1. Extraction and verification of the TAP controller
- 2. Extraction of the shift stage of the registers
- 3. Extraction and analysis of the instructions
- 4. Characterization of the boundary-scan register cells

The sections that follow provide details on how <code>check_bsd</code> performs these steps and the violations it can detect. The messages that might be produced as a result of design problems are described. The common sources of violations and how you can fix them are also noted.

Use this information to debug your boundary-scan design efficiently.

Compliance-Checking Phases

Compliance-checking and verification occurs in four phases:

- 1. Extracting and verifying the TAP controller
- 2. Extracting the registers
- 3. Extracting implemented instructions and test data registers
- 4. Inferring BSR cell characteristics

Phase One: Extracting and Verifying the TAP Controller

Phase One examines and verifies the TAP controller design.

Phase One includes the following tasks:

- Extract TAP controller state elements
- · Extract state encoding
- Infer asynchronous clock logic

In performing these tasks, Phase One verifies

- State machine functionality
- Initialization, using
 - TRST* (if present)
 - o Power-up
 - o The synchronizing sequence of "11111"
- TCK halt state
- Pull-ups on TDI, TMS, and TRST* ports
- State of the TDO port during each TAP controller state

In the next section, a detailed discussion of the phase one checks is discussed. Messages addressing phase one violations are discussed in the sections that follow.

Phase One Process

When <code>check_bsd</code> begins extracting and verifying the TAP controller, it performs the tasks detailed as follows.

Extracting Sequential Cells

As a preprocessing step, check bsd extracts all the sequential cells from your design.

```
... Finding set of sequential elements
```

After this initial set is filtered, the tool proceeds through the compliance-checking process described in this chapter to extract the sequential cells belonging to different sections of the boundary-scan logic.

Verifying TAP Ports

The <code>check_bsd</code> command uses the TAP ports as a starting point. The <code>check_bsd</code> command performs its first check by searching for the presence of the correct number of TAP ports. <code>check_bsd</code> accesses the TAP controller logic through these ports.

Violations that occur during the verification of TAP ports are flagged with messages described in "TAP Port Messages" on page 4-12.

Extracting the TAP Controller State Cells

From the TAP ports, TMS, and TCK, <code>check_bsd</code> extracts the TAP controller state cells. A pruning algorithm verifies that the state cells make the complete finite state machine (FSM) TAP controller.

```
...Analyzing TAP and TAP Controller.
....Analyzing TAP.
.....Finding the set of TAP controller sequential elements
.....Pruning set of TAP Controller sequential Elements
```

Violations that occur during the extraction of TAP controller state cells are flagged with messages described in See "TAP Controller State Cell Message" on page 4-12..

Checking TAP Controller Behavior

The ${\tt check_bsd}$ command checks the TAP controller initialization, state transitions, and control port behavior.

```
...Checking the TAP controller initialization.
...Analyzing the TAP controller reset condition.
...Traversing the TAP controller states.
...Analyzing TCK halt state
```

```
...Analyzing TMS port ...Analyzing TRST port
```

To get to an initial state, the TRST* TAP port is activated. From this state the complete state encoding of the TAP controller is extracted. See "Finite State Machine TAP Controller" on page 1-19 for a discussion of the state encoding of the TAP controller. For each transition, the resulting state is checked against the expected state.

The check bsd command verifies the reset mechanisms by looking at

- TRST* activation
- Any port that resets the TAP controller
- TMS synchronous reset sequence

Violations that occur during the analysis of TAP controller behavior are flagged with messages described in "Transition, Initialization, and Reset Messages" on page 4-13.

While the TAP controller transitions are checked, the TDO output conditioning is analyzed.

Violations that occur during the analysis of TDO output conditioning are flagged with messages described in "State of TDO Port Messages" on page 4-17.

Checking TAP Input Halt States

The TCK halt state is checked when the TCK port is left untoggled. The TAP controller state should not change. The <code>check_bsd</code> command checks to see if the state of the TAP changes on the falling edge of the TCK clock.

The check_bsd command looks for pull-ups on TAP ports. If you fail to put a pull-up mechanism on your input ports, pull-up messages are generated.

On completion of these steps, the verification of the TAP controller and its access port is complete.

Violations that occur during the search for pull-ups and halt states are flagged with messages described in "TAP Controller Input Port Halt-State Messages" on page 4-19.

TAP Port Messages

All mandatory test ports must be present in the design and defined in the tool. You must specify at least four mandatory test access ports. If you fail to do so, the messages in Table 4-2 are generated.

Table 4-2 TAP Port Messages

Number	Туре	Message
TEST-811	Error	Missing TAP Ports [TEST-811]
TEST-812	Error	No TAP Ports Are Defined [TEST-812]

Missing TAP Ports [TEST-811]

If some, but not all, mandatory test ports are defined, the message TEST-811 is generated. To correct this error, specify the missing test access port by using the command set dft signal -view existing dft.

No TAP Ports Are Defined [TEST-812]

If no mandatory test ports are defined, the message TEST-812 is generated. To correct this error, specify all the mandatory test access ports by using the command $set_dft_signal-view\ existing\ dft.$

TAP Controller State Cell Message

A minimum of four state elements must be present in your TAP controller. These four state elements provide for the 16 states required for IEEE Std 1149.1 compliance.

Insufficient TAP Controller State Flip-Flops [TEST-813]

If an insufficient number of state elements are present in your TAP controller, the message TEST-813 is generated (see Table 4-3).

Table 4-3 State Machine Messages

Number	Type	Message
TEST-813	Error	Insufficient number of TAP controller state flip-flops found

If you encounter this error message, you must find the cause and fix the problem or problems before continuing with <code>check bsd</code>.

Diagnosing State Machine Problems

Common sources of errors in the state machine include:

- Pad cells for the test access ports are modeled incorrectly, preventing check_bsd from determining their functionality.
- · Pad cell models contain black boxes.

You can create a functional view of pads by using the command <code>change_link</code> to replace the black box with the functional model.

- Broken connection in the cone of logic driven by TMS or TCK.
- Q outputs of the state flip-flop incorrectly connected together, confusing the internal simulator.

This problem can be caused by a design flaw or by a failure to specify compliance-enable ports on the design. If the problem is caused by a design flaw, the <code>check_bsd</code> command can find the flaw. If the problem is caused by a noncompliant design, you can fix the problem by specifying compliance-enable ports on the design.

To specify compliance-enable ports on the design, use the command set_bsd_compliance. For information on the set_bsd_compliance command, see the DFTMAX Boundary Scan User Guide.

This problem is an error condition and must be corrected before you rerun check bsd.

Transition, Initialization, and Reset Messages

If all the state elements are present and properly defined, the next task for Phase One to perform is extraction and analysis of proper TAP controller initialization behavior.

The initialization and reset messages generated by check bsd are listed in Table 4-4.

Table 4-4 Initialization Messages

Number	Туре	Message
TEST-814	Error	Invalid State Transition [TEST-814]
TEST-816	Error	TRST* Fails to Reset TAP Controller [TEST-816]
TEST-816a	Warning	TRST* Fails to Reset TAP Controller Asynchronously [TEST-816a]

Table 4-4 Initialization Messages (Continued)

Number	Туре	Message
TEST-816b	Error	Power-Up Reset Problems [TEST-816b]
TEST-822	Warning	Incorrect Reset Behavior [TEST-822]
TEST-823	Error	Incorrect Synchronizing Sequence Behavior [TEST-823]
TEST-850	Warning	Initialization by TMS Does Not Match TRST* or Power-Up [TEST-850]
TEST-850a	Error	No External TAP Controller Reset Method [TEST-850a]

Invalid State Transition [TEST-814]

The 16 states in the TAP controller are well-defined by IEEE Std 1149.1. If, during verification, the TAP controller makes a state transition that is not defined in IEEE Std 1149.1, that transition is invalid, and the error message TEST-814 is generated.

This invalid transition can occur if following an initial reset using TRST* or a PUR cell, the synchronous reset sequence "11111" doesn't take the TAP controller to the Test-Logic-Reset state, or it can occur if the TAP controller state machine is not functioning properly. In either case, there is a flaw either in the synchronous reset sequence function or in the TAP controller state machine. check bsd cannot identify the cause of the invalid state transition.

You must fix this error condition before rerunning check bsd.

TRST* Fails to Reset TAP Controller [TEST-816]

TRST*, the optional Test-Reset Test Access port, is mandated by the standard to asynchronously reset the TAP controller to a Test-Logic-Reset state when its value is set to logic 0.

If a logic 0 applied to TRST* fails to cause a reset of the TAP controller to a Test-Logic-Reset state, the TEST-816 error message is generated. As a result of the error, <code>check_bsd</code> ignores the TRST* specification on the port to which it is assigned.

This problem might be caused by a problem with the TAP Controller reset operation, or the wrong design port might have been assigned the TRST* designation.

You can fix this problem by correcting the reset problem or by assigning the TRST* attribute to the proper design port.

TRST* Fails to Reset TAP Controller Asynchronously [TEST-816a]

TRST*, the optional Test-Reset Test Access Port, is mandated by the standard to asynchronously reset the TAP controller to a Test-Logic-Reset state when its value is set to logic 0.

If a logic 0 applied to TRST* synchronously resets the TAP Controller to the Test-Logic-Reset state, the warning message TEST-816a is generated. As a result of the incorrect reset behavior, <code>check_bsd</code> removes the TRST* specification from the port on which it is specified.

Because IEEE Std 1149.1 requires that TRST* reset the TAP controller asynchronously, the synchronous reset behavior is incorrect. This behavior is probably caused by a problem with the TAP controller reset operation.

You can fix this problem by correcting the reset problem in the TAP controller before you rerun check bsd.

Power-Up Reset Problems [TEST-816b]

An external means of resetting the TAP controller must exist, either with reset circuitry or with the specification of a TRST* port.

The TAP controller must reset at power-up. If the reset circuitry you build into your design fails to function properly, <code>check_bsd</code> might generate the error message TEST-816b. This reset behavior is created by circuitry built into the test logic and is mandated by IEEE Std 1149.1.

To fix this problem, check to see if power-up circuitry exists on the design. If no circuitry exists, either fix the design or assign a TRST* port to the design.

Incorrect Reset Behavior [TEST-822]

IEEE Std 1149.1 requires that the TAP controller cannot be initialized by any functional system input, such as the system reset. If the TAP controller is reset by a functional system input, the warning message TEST-822 is generated.

You can fix this problem by removing the initialization by any system input of the TAP controller, or by declaring the port to be TRST*.

Incorrect Synchronizing Sequence Behavior [TEST-823]

IEEE Std 1149.1 requires that the TAP controller enter Test-Logic-Reset when TMS is held high for at least five rising edges of TCK, regardless of the TAP controller's original state. If the five rising edges of TCK fail to put the TAP controller into Test-Logic-Reset state, the error message TEST-823 is generated.

You can fix this problem by checking the TAP controller logic and rectifying the synchronizing sequence problem.

Initialization by TMS Does Not Match TRST* or Power-Up [TEST-850]

IEEE Std 1149.1 states that initialization of the TAP controller can occur at power-up with TRST* or with built-in circuitry, or following an initial reset using TRST* or a PUR cell by holding TMS high for at least five rising edges of TCK. The initialized states resulting from either of these methods must be the same. If they are not, the warning message TEST-850 is generated.

If this warning message is issued, initialization continues by using the TMS sequence.

If an unexpected state is reached through the state transitions, the message TEST-814 is generated as well. See "Invalid State Transition [TEST-814]" on page 4-14.

This problem might be caused by one of the following problems:

- Incorrect logic
- The reset does not drive all the state flip-flops

You can fix this problem by making the initialization by both methods to be the Test-Logic-Reset state.

No External TAP Controller Reset Method [TEST-850a]

IEEE Std 1149.1 states that initialization of the TAP controller can occur at power-up with TRST* or with built-in circuitry. If neither of these methods for initialization exists, the error message TEST-850a is generated.

If this error condition exists, there is no external means of controlling the TAP controller.

You must fix this problem by correcting the TAP controller design and provide at least one external initialization method. Do this by providing a reset port and setting it as a TAP port. You can also check the network driven by the TRST* port.

State of TDO Port Messages

IEEE Std 1149.1 mandates that test data out (TDO) be active only when the scanning of data is in progress. In any other TAP controller state, TDO must be inactive. The TDO port messages are listed in Table 4-5.

Table 4-5 State of TDO Port Messages

Number	Туре	Message
TEST-817	Error	TDO Is Incorrectly Active [TEST-817]
TEST-818	Error	TDO Is Incorrectly Inactive [TEST-818]
TEST-820	Error	EXTEST opcode is not specified [TEST-820]
TEST-821	Warning	TDO Changes Incorrectly on Rising Edge of TCK [TEST-821]

TDO Is Incorrectly Active [TEST-817]

If TDO is active in a state during which it is not allowed to be active, the error message TEST-817 is generated.

You can correct this problem by causing the TDO logic to put the TDO driver into the inactive state during this particular TAP Controller state.

TDO Is Incorrectly Inactive [TEST-818]

If TDO driver is not active in a state during which it is supposed to be active, the error message TEST-818 is generated.

You can correct this problem by causing the TDO logic to put the TDO driver into active state during this particular TAP controller state.

EXTEST opcode is not specified [TEST-820]

If the opcode for the EXTEST instruction is not specified when you are using the 2001 revision (default) of the IEEE1149.1 standard during <code>check_bsd</code> for the compliance check, this error message is generated.

In the 2001 revision of the IEEE1149.1 standard, all-0's is no longer the default opcode for the EXTEST instruction, so you need to explicitly specify the EXTEST opcode for the check bsd using the set bsd instruction command.

If you are checking the conformance against the 2001 revision (default) of the IEEE1149.1 standard, then specify the EXTEST opcode using the <code>set_bsd_instruction</code> command and rerun the <code>check bsd</code> command.

```
set_bsd_instruction EXTEST -code {0010}
```

If you have not upgraded to the 2001 revision of the IEEE1149.1 standard, you can switch back to the older version (non default mode) using the <code>set_bsd_configuration</code> command and rerun <code>check_bsd</code>. In this mode <code>check_bsd</code> assumes all-0's opcode for the EXTEST instruction and you need not specify the EXTEST opcode.

```
set bsd configuration -std ieee1149.1 1993
```

TDO Changes Incorrectly on Rising Edge of TCK [TEST-821]


IEEE Std 1149.1 requires TDO to change only on the falling edge of TCK to ensure race-free operations. If TDO changes on the rising edge of TCK, the warning message TEST-821 is generated.

If your logic generates a TEST-821 message, check the following:

- The logic driving this enable pin Look for data inversion.
- 2. The polarity of the tristate enable pin
- The polarity of the clock driving the TDO output registerThe inversion can be on the clock pin or on the logic driving the clock.

See Figure 4-3 for an illustration of these problems.

Figure 4-3 Violations at the TDO Output



You can fix this problem by correcting the behavior of the test logic at TDO to change only on the falling edge of TCK.

TAP Controller Input Port Halt-State Messages

The IEEE Std 1149.1 allows the existence of a dedicated test clock (TCK) input, if this input permits the shifting of test data concurrently with the system operation. TCK must be allowed to stop at zero for an indefinite period to allow other support functions to occur during testing. While TCK is stopped at zero, state devices are required to retain their state so that test logic can continue its operation when TCK is allowed to be nonzero. If the TCK halt state does not behave in this manner, one of the messages in Table 4-6 is generated.

Table 4-6 TAP Controller Input Port Halt-State Messages

Number	Туре	Message
TEST-819	Warning	Missing Pull-Up [TEST-819]
TEST-883	Warning	Invalid State Transition at TCK Halt Low [TEST-883]
TEST-884	Error	Invalid State Transition at TCK Halt High [TEST-884]

Missing Pull-Up [TEST-819]


The failure to insert pull-up mechanisms on your input ports is considered to be a tolerable violation because it is so common and because it is usually a deliberate choice of the designer. See Figure 4-4.

You need to indicate in your pad model that the input has a pull-up resistor. In the library description of your pad cell, add the following line in the declaration for the pin connected to the input port:

```
driver type: pull up;
```

For more information about the driver type attribute see the Library Compiler user guides.

Figure 4-4 TAP Port With Pull-Up Resistor



IEEE Std 1149.1 requires that undriven ports fed from TAP ports TMS, TDI, and TRST* produce a response identical to the application of a logic 1. If an undriven input port is floating and does not produce a logic 1, the warning message TEST-819 is generated.

You can fix this problem by correcting the specified TAP port and then rerunning check bsd.

Invalid State Transition at TCK Halt Low [TEST-883]

IEEE Std 1149.1 requires that the TAP controller retain its state for an indefinite period of time when TCK is at halt low. If the TAP controller changes state during TCK halt low, the warning message TEST-883 is generated.

You can fix this problem by correcting the TCK halt state or by introducing a TCK halt state if one does not exist.

Invalid State Transition at TCK Halt High [TEST-884]

IEEE Std 1149.1 requires that the TAP controller retain its state when TCK is at halt high. The TAP controller should change its state only at the rising edge of TCK. If the TAP controller changes state, the error message TEST-884 is generated.

You can fix this problem by changing the TCK halt state to low or by introducing a TCK halt-low state if none exists.

Phase Two: Extracting the Shift Register Stages of IEEE Std 1149.1 Registers

The remaining portions of the boundary-scan logic can be accessed after the successful completion of phase-one checks. These segments of the logic are typically the shifting structure for the various registers—the instruction register, the bypass register, the boundary-scan register, and the device identification register—and other user-defined test data registers.

In Phase Two, check bsd extracts all the registers and analyzes their functionality.

Phase Two performs the following tasks:

- Forces the controller into shift_IR state and then extracts the shift register stage of the instruction register.
- Forces the all-1s opcode (BYPASS instruction) into the instruction register's shift register stage and extracts the bypass register's shift register stage and then takes the TAP controller to the shift DR state.
- Puts the TAP controller into Test-Logic-Reset state and extracts the device identification register's shift register stage.

- Forces the EXTEST instruction binary code into the instruction register's shift register stage, extracts the BSR's shift register stage and then takes the TAP controller to the shift DR state.
- Extracts the update register stage of all controllable BSR cells.
- Identifies BSR cells that control, sense, or drive design ports.

These tasks verify the following design areas:

- · Length of instruction register
- Loading of the 01 pattern into the least significant bit (LSB) locations of the instruction register in the capture_DR controller state
- No data inversion between TDI and TDO for any data register
- Behavior of the instruction register in each TAP controller state
- Latching of instructions on the falling edge of TCK
- The all-1s instruction corresponds to BYPASS
- · The length of the bypass register and its capture value
- The length of the device identification register and its capture value
- The manufacturing code is not 0001111111
- BSR cells are assigned to each design port

The next section discusses Phase Two checks in detail. Messages addressing Phase Two violations are discussed in the sections that follow.

Phase Two Process

Phase Two checks are performed in the manner discussed in the following sections.

Analyzing Clock Signals


Before <code>check_bsd</code> extracts any shift-register cells, it must infer the clocks that drive the cells. During this step, <code>check_bsd</code> can discover any asynchronous implementation of the boundary-scan logic.

It is important for $check_bsd$ to discover all clock signals coming out of the TAP controller so that those signals can be held when needed.

....inferring the tap controller clock outputs

An example of the types of clock signals exiting the TAP controller is shown in Figure 4-5 and described as follows.

Figure 4-5 Clock Signals Exiting the TAP



In Figure 4-5 the design is such that

- 1. A clock signal (TCK) is routed to the shift-register cell
- 2. In addition, the TCK gated-signal sync_capture_en is also present
- 3. The sync capture en pin drives the mux pin that selects between the data
- 4. A Q output is fed back into the same register
- 5. As a result, the signal is held, allowing the simulator to propagate stable values to the shift register

Extracting Register Shift Stage Information

The following checks are performed by <code>check_bsd</code> on each register in the boundary-scan logic:

- Testing the data propagation from TDI to TDO
- · Looking for data inversions
- · Determining the number of register cells
- Checking to see if all the cells are reached by the clock
- Checking the TDO output conditioning
- Checking the clock edge on which data is shifted

Violations that occur during the extraction of register shift stage information are flagged with messages described in "Register Shift Stage Extraction Messages" on page 4-27.

Extracting Instruction Register Information

When clock inference is complete, the TAP controller is put into the shift_IR state. This allows check bsd to extract the shift cells of the instruction register.

```
... Analyzing the instruction register
```

The checks performed at this point are described in the preceding sections, "Extracting Register Shift Stage Information" on page 4-22.


In addition to the general checks, the following instruction register-specific checks are performed:

- The command checks to see if the number of shift-register cells is at least two.
- The capture data is verified by putting the TAP controller in capture_IR and pulsing TCK one time.
- The check_bsd command tries to extract the update stage of the instruction register by putting the TAP controller in the update IR state and pulsing the clock TCK.

```
...finding the update flops
```

Sometimes the update flip-flops can't be found automatically by propagating data from the shift register stage. Some instruction decoding logic can be between the two stages. See Figure 4-6.

Figure 4-6 An Alternative Instruction Register Implementation



Violations that occur during the extraction of instruction register information are flagged with messages described in "Instruction Register Messages" on page 4-30.

Extracting Bypass Register Information

When the instruction register checks are complete, <code>check_bsd</code> goes on to check the bypass register.

```
... Analyzing the BYPASS register
```

The checks performed at this point are described in "Extracting Register Shift Stage Information" on page 4-22.

IEEE Std 1149.1 requires that the all-ones instruction code select the bypass register. The <code>check_bsd</code> command shifts logic 1 into the instruction register it has previously extracted. Then it sets the TAP controller state to shift DR.

Only one register cell should be extracted at this stage.

Violations that occur during the extraction of bypass register information are flagged with messages described in "Bypass Register Messages" on page 4-32.

Extracting Device Identification Register Information

If the IDCODE instruction is implemented, putting the TAP controller into the Test-Logic-Reset state should automatically reset the instruction register update flip-flops and select the device identification register as mandated by IEEE Std 1149.1.

```
... Analyzing the DIR register
```

If the IDCODE instruction is not implemented, putting the TAP controller into the Test-Logic-Reset state should automatically reset the instruction register update flip-flops and select the bypass register.

The checks performed at this point are described in "Extracting Register Shift Stage Information" on page 4-22.

Because the bypass register has been extracted previously, <code>check_bsd</code> can recognize it quickly and see whether IDCODE is implemented or not.

If the register selected by test-logic-reset is not bypass, the length of the selected register is checked.

If no device identification register is found, the following status message is generated.

```
Device Identification register doesn't exist
```

Violations that occur during the extraction of device identification register information are flagged with messages described in "Device Identification Register Messages" on page 4-34.

Extracting Boundary-Scan Register Information

IEEE Std 1149.1 requires that the all-zeros instruction code select the boundary-scan register. The <code>check_bsd</code> command shifts logic 0 into the instruction register it has previously extracted. Then it sets the TAP controller state to shift_DR.

```
....Analyzing boundary scan register
```

The checks performed at this point are described in "Extracting Register Shift Stage Information" on page 4-22.

Putting the TAP controller in the update_DR state and pulsing TCK checks the clocking scheme and no updates should update on the rising edge.

```
... finding update flops
```


Note:

Update flip-flops do not always exist in a TAP controller design.

In the analysis of the update flip-flops, <code>check_bsd</code> verifies that the path between the boundary-scan register cells and their associated design ports is transparent. No inversion or other logic is allowed.

You can have a chain of an even number of inverters between the boundary-scan register cells and their associated design ports. For example, some pad cells have a built-in inversion from the input to the output. To make the path transparent, you must insert an inverter both before and after the boundary-scan register cell to meet IEEE Std 1149.1 requirements, as shown in Figure 4-7.

Figure 4-7 Path Transparency



Any violations that occur during the extraction of boundary-scan register information are flagged with messages described in "Boundary-Scan Register Messages" on page 4-35.

Associating BSR Cells With Design Ports

After <code>check_bsd</code> extracts the boundary-scan register, it looks for the correspondence between the BSR cells and their associated ports.

The <code>check_bsd</code> command first looks for the control boundary-scan register cell corresponding to each tristate output port. It then finds the data boundary-scan register cell corresponding to each input and each output port. The <code>check_bsd</code> command also finds merged cells in this step. The database is updated with the information extracted by <code>check_bsd</code> as shown in the following example lines:

```
...finding BSR controlling design ports
...finding BSR sensing cells design ports
...finding BSR cells driving design ports
```

Any violations that occur during the association of boundary-scan register cells with design ports are flagged with messages described in "BSR Cells on Design Port Messages" on page 4-35.

Register Shift Stage Extraction Messages

The messages that govern the register shift stage extraction are listed in Table 4-7.

Table 4-7 Register Shift Stage Messages

Number	Туре	Message
TEST-824	Information	Inversion in Shift Register Cell [TEST-824]
TEST-824a	Information	Inversion in TDO Port Cell [TEST-824a]
TEST-824b	Warning	Inversion in Shift Register Cell [TEST-824]
TEST-854	Information	Cell Driven by Inactive Element [TEST-854]
TEST-855	Information	TDO Not Driven by Shift Register Chain [TEST-855]
TEST-856	Warning	TDO Port Not Enabled [TEST-856]
TEST-861	Warning	BSR Cannot Update [TEST-861]
TEST-864	Information	TDO Port Driven by Constant Source [TEST-864]
TEST-865	Information	TDO Port Not Enabled During Shift_DR [TEST-865]
TEST-1110	Information	Values At The TDO Pin [TEST-1110]
TEST-1110a	Information	Pad Cell Is Missing At The TDO Port [TEST-1110a]
TEST-1111	Information	Values At The Pins Of The Shift Flip-Flop [TEST-1111]
TEST-1112	Information	Break In Shift Register Chain Caused By Unknown Value Of Pin [TEST-1112]
TEST-1113	Information	Break In Shift Register Chain Caused By A Feedback Loop [TEST-1113]
TEST-1114	Information	TDO Port Is Driven By The Shift Flip-Flop [TEST-1114]
TEST-1115	Information	Data Is Inverted Between TDI And TDO [TEST-1115]

Inversion in TDO Port Cell [TEST-824a]

If data is inverted during shift from TDI to TDO at the TDO port cell, the information message TEST-824a is generated.

You can fix this problem by rectifying the TDO logic.

Inversion in Shift Register Cell [TEST-824]

IEEE Std 1149.1 requires that no data can be inverted between the serial input and the serial output of the instruction register or any test data registers.

If data is inverted during shift from TDI to TDO at a particular cell of the shift register, either the information message TEST-824 or the warning message TEST-824b is generated.

To fix this problem, rectify the logic at the cell of the shift register.

Cell Driven by Inactive Element [TEST-854]

If, during the inference of the shift-register stage between TDI and TDO, a break at a particular cell is discovered, and the break is caused by an inactive element driving the cell, the information message TEST-854 is generated.

You can isolate this problem by running <code>check_bsd</code> in verbose mode to find the actual cause of the break. Correct the problem by removing the cause, and rerun <code>check_bsd</code>.

TDO Not Driven by Shift Register Chain [TEST-855]

If, during inference of the shift register stage between TDI and TDO, a break at TDO is found, and the break is caused by TDO logic not being enabled, the information message TEST-855 is generated.

You can isolate this problem by running <code>check_bsd</code> in verbose mode to find the actual cause of the break. Correct the problem by removing the cause and rerun <code>check_bsd</code>.

TDO Port Not Enabled [TEST-856]

If, during inference, the TDO port is not found to be enabled, the warning message TEST-856 is generated. A TDO port that is not enabled fails to create path to propagate to the TDO port. This can cause problems in the traversing of TAP states and in the shift register stage. Diagnostics can help you to isolate the cause.

To fix this problem, run <code>check_bsd</code> in verbose mode to find the cause of the break. Then correct the design and rerun <code>check_bsd</code>.

BSR Cannot Update [TEST-861]

IEEE Std 1149.1 states that regardless of the path to Update_DR, the update flip-flops should be updated by the latest values from the boundary-scan shift-register stage. If the BSR cells are not able to update when Update_DR occurs through Exit_DR, the warning message TEST-861 is generated.

You can fix this problem by correcting the design of the BSR cell.

TDO Port Driven by Constant Source [TEST-864]

If a problem described by another TEST-8XX message occurs in the design because <code>check_bsd</code> has discovered that TDO is driven by a constant source, the information message TEST-864 is generated.

This can be caused by sequential elements, which become inactive for shift-register inference, making it impossible to locate the shift register.

You can fix this problem by correcting the design so that TDO is not driven by a constant source during shifting.

TDO Port Not Enabled During Shift_DR [TEST-865]

IEEE Std 1149.1 states that the TDO port must be active during the Shift_DR TAP controller state to facilitate the serial shifting of data. If TDO is not enabled during this state, the information message TEST-865 is generated.

To isolate the cause of this problem, you can run <code>check_bsd</code> in verbose mode. Then correct the enabling logic of TDO and rerun <code>check_bsd</code>.

Values At The TDO Pin [TEST-1110]

During shift register extraction, if the TDO driver is not enabled, the information message TEST-1110 is generated. This message helps you determine the cause of the disabled TDO driver by showing the values at the TDO port pad pins.

Pad Cell Is Missing At The TDO Port [TEST-1110a]

While extracting the shift register, if it's found that the TDO driver is not enabled or there is a break in the shift register chain due to a missing pad cell at the TDO port, the information message TEST-1110a is generated.

You can fix this problem by inserting a tristate pad cell at the TDO port.

Values At The Pins Of The Shift Flip-Flop [TEST-1111]

During shift register extraction, if there is a break in the shift register chain, the information message TEST-1111 is generated. This message helps you determine the cause of the break by showing the values at the pins of the shift flip-flop.

Break In Shift Register Chain Caused By Unknown Value Of Pin [TEST-1112]

A break in the shift register was caused because a pin at a flip-flop driving the pin of another flip-flop has an unknown value; therefore generating the information message TEST-1112.

You can fix this problem by defining the value at the driving pin.

Break In Shift Register Chain Caused By A Feedback Loop [TEST-1113]

A break in the shift register was caused by a feedback loop. This generates the information message TEST-1113, showing the location of the feedback loop in the shift register chain.

You can fix this problem by removing the feedback loop in the shift register chain.

TDO Port Is Driven By The Shift Flip-Flop [TEST-1114]

An inversion was found in the shift register chain. This generates the information message TEST-1114, showing the shift flip-flop that is driving the TDO port, causing the inversion.

Correct the inversion problem in your design and rerun <code>check_bsd</code>.

Data Is Inverted Between TDI And TDO [TEST-1115]

While extracting the shift register chain, it was found that data is inverted between TDI and TDO. This generates the information message TEST-1115, showing the location of the cell at which point the data is inverted.

Correct the inversion problem in your design and rerun check bsd.

Instruction Register Messages

The messages governing the instruction register are shown in Table 4-8.

Table 4-8 Instruction Register Messages

Number	Туре	Message	
TEST-825	Error	Cannot Access Instruction Register [TEST-825]	
TEST-826	Error	Instruction Register Length [TEST-826]	
TEST-828	Error	Least Significant Bit Loading [TEST-828]	

Table 4-8 Instruction Register Messages (Continued)

Number	Туре	Message
TEST-844	Error	Instruction Register Updates on Rising Edge of TCK [TEST-844]
TEST-851	Error	Shift_IR Flip-Flops Not Clocked on Rising Edge of TCK [TEST-851]
TEST-858	Warning	Instruction Register Updates on Rising Edge of TCK but Might Not in the Update IR Control State [TEST-858]

Cannot Access Instruction Register [TEST-825]

IEEE Std 1149.1 requires a shift register with a length of at least two to be located between TDI and TDO in the TAP controller. If no shift register is inferred during the Shift_IR TAP controller state, the error message TEST-825 is generated because the instruction register is not accessible.

You must fix the instruction register problem. If the <code>check_bsd</code> command provides information about a particular port controlling the inference problem, set that port as a compliance-enable port by using the command <code>set bsd compliance</code>.

Instruction Register Length [TEST-826]

IEEE Std 1149.1 requires that the instruction register include at least two shift-register based cells capable of holding instruction data. If the instruction register contains less than two shift-register-based cells, the error message TEST-826 is generated.

You can fix this problem by correcting the instruction-register length.

Least Significant Bit Loading [TEST-828]

IEEE Std 1149.1 requires the two least significant bits (LSB) in the instruction register to be 01. If the instruction register's LSBs do not have the required value, the error message TEST-828 is generated.

You can fix this error condition by correcting the instruction register design.

Instruction Register Updates on Rising Edge of TCK [TEST-844]

If the instruction register is updated on the rising edge of TCK, the error message TEST-844 is generated.

You can fix this problem by correcting the design to make the update stage latch on the falling edge of TCK.

Shift_IR Flip-Flops Not Clocked on Rising Edge of TCK [TEST-851]

The Shift_IR Flip-Flops must clock on the rising edge of TCK. If they do not, the error message TEST-851 is generated.

You must fix this error condition, and you can do so by correcting the design.

Instruction Register Updates on Rising Edge of TCK but Might Not in the Update IR Control State [TEST-858]

IEEE Std 1149.1 requires data that is present at the parallel output of the instruction register to be latched on the falling edge of TCK in the Update_IR controller state. If data is not latched on the falling edge of TCK, the warning message TEST-858 is generated.

You can fix this problem by correcting the design of the instruction register.

Bypass Register Messages

The messages listed in Table 4-9 describe issues with the bypass register.

Table 4-9 Bypass Register Messages

Number	Туре	Message
TEST-830a	Warning	Cannot Access Registers in Test-Logic-Reset State [TEST-830a]
TEST-832	Error	Cannot Access Bypass Register [TEST-832]
TEST-880	Warning	All-Ones Opcode Selects Multibit Bypass Register [TEST-880]
TEST-881	Error	Invalid Bypass Register Capture Value [TEST-881]

Cannot Access Registers in Test-Logic-Reset State [TEST-830a]

IEEE Std 1149.1 requires that the instruction register be initialized to either the IDCODE, if the device identification register is enabled, or to the BYPASS instruction.

If, during the Capture_DR state and after the TAP controller has been taken through to the Test-Logic-Reset state, no register is found, the warning message TEST-830a is generated. This problem can be caused by one of the following design flaws:

- The device identification register might not be connected between TDI and TDO.
- An incorrect instruction might be loaded during the Test-Logic-Reset state transition.

You can fix this problem by doing one or both of the following:

- Correct the instruction register design to load either the BYPASS or IDCODE instruction.
- Correct the device identification register design.

Cannot Access Bypass Register [TEST-832]

IEEE Std 1149.1 requires the BYPASS instruction to be selected by the all-ones opcode. If the all-ones opcode fails to select bypass during the shift_DR TAP state, the error message TEST-832 is generated.

You can fix this by correcting the design of the BYPASS instruction to include an all-ones opcode.

All-Ones Opcode Selects Multibit Bypass Register [TEST-880]

IEEE Std 1149.1 states that a binary code of all-ones shall select a 1-bit BYPASS register. If the register selected by the all-ones instruction has more than 1bit, the warning message TEST-880 is generated.

This can be caused by one of two problems:

- The all-ones opcode might select the wrong register
- The bypass register might be more than 1 bit long

You can fix this problem by correcting the all-ones instruction to map to the BYPASS instruction, or correct the bypass register design to make it one bit long.

Invalid Bypass Register Capture Value [TEST-881]

IEEE Std 1149.1 states that the shift register stage of the bypass register shall be set to a logic 0 on the rising edge of TCK following entry into the Capture_DR controller state. If the bypass register is not logic 0, the error message TEST-881 is generated.

You can fix this problem by correcting the design of the bypass register.

Device Identification Register Messages

The messages generated by device identification register problems are shown in Table 4-10.

Table 4-10 Device Identification Register Messages

Number	Туре	Message
TEST-829	Warning	Incorrect ID Register Length [TEST-829]
TEST-835	Error	Least Significant Bit Capture Value Should Be Logic 1 [TEST-835]
TEST-836	Error	Invalid Manufacturer Code [TEST-836]

Incorrect ID Register Length [TEST-829]

IEEE Std 1149.1 requires the identification register length to be 32 bits. If the ID register length is not 32 bits, the warning message TEST-829 is generated.

You can fix this problem by correcting the identification register design.

Least Significant Bit Capture Value Should Be Logic 1 [TEST-835]

IEEE Std 1149.1 requires that the device identification register load a constant logic 1 into its least significant bit in the Test-Logic-Reset TAP controller state. If the capture value of the LSB is logic 0, the error message TEST-835 is generated.

You can fix this problem by correcting the design of the device identification register.

Invalid Manufacturer Code [TEST-836]

IEEE Std 1149.1 forbids the use of the value 00001111111 for the manufacturer code. If this invalid manufacturer code is captured by the device identification register, the error message TEST-836 is generated.

You can fix this problem by correcting the design of the device identification register.

Boundary-Scan Register Messages

The messages governing the boundary-scan register are listed in Table 4-11.

Table 4-11 Boundary-Scan Register Messages

Number	Туре	Message
TEST-846	Error	BSR Is Updated on Rising Edge of TCK [TEST-846]

BSR Is Updated on Rising Edge of TCK [TEST-846]

If the BSR is updated on the rising edge of TCK, the error message TEST-846 is generated.

You can fix this problem by correcting the design to make the update stage latch on the falling edge of TCK.

IEEE Std 1149.1 requires that all changes in state occur on the falling edge of TCK rather than the rising edge.

BSR Cells on Design Port Messages

The messages that deal with BSR cells on design ports are shown in Table 4-12.

Table 4-12 BSR Cells on Design Ports Messages

Number	Туре	Message
TEST-838	Warning	Missing BSR Cells on Design Input Port [TEST-838]
TEST-838a	Warning	Missing BSR Cells on Design Output Port [TEST-838a]
TEST-839	Error	BSR Cell Placed on TAP Port [TEST-839]
TEST-840	Warning	BSR Cell Placed on Compliance Port [TEST-840]
TEST-843	Warning	Logic Exists Between BSR Cell and Design Port [TEST-843]
TEST-849	Warning	Tristate Pin Has Multiple BSR Controlling Cells [TEST-849]
TEST-860	Warning	BSR Cell Improperly Merged: Unnecessary Merging [TEST-860]

Table 4-12 BSR Cells on Design Ports Messages (Continued)

Number	Туре	Message
TEST-860a	Warning	BSR Cell Improperly Merged: Too Many Functions [TEST-860a]
TEST-1121	Information	Input BSR Cell At Bidirectional Port Not Detected; Missing Control BSR Cell [TEST-1121]
TEST-1122	Information	Input BSR Cell Not Detected At Port Due To Pad Not Propagating Data [TEST-1122]
TEST-1123	Information	Output BSR Cell Not Detected Because Pad Cannot Propagate Data [TEST-1123]
TEST-1124	Information	BSR Cell %s On Port %s Not Detected Because Control Cell Not Found At Port [TEST-1124]
TEST-1125	Information	Cannot Find BSR Cell At Port Caused By BSR Cell Update Stage Flip-Flop [TEST-1125]

Missing BSR Cells on Design Input Port [TEST-838]

IEEE Std 1149.1 requires that one or more boundary-scan register cells be provided at each system input of the on-chip system logic. If a boundary-scan cell is missing from a design input port, the warning message TEST-838 is generated.

You can fix this problem by providing the missing boundary-scan register cell on this port.

Missing BSR Cells on Design Output Port [TEST-838a]

IEEE Std 1149.1 requires one or more boundary-scan register cells to be provided at each system output of the on-chip system logic. If a boundary-scan cell is missing from a design output port, the warning message TEST-838a is generated.

You can fix this problem by providing the missing boundary-scan register cell on this port.

BSR Cell Placed on TAP Port [TEST-839]

IEEE Std 1149.1 forbids the placement of boundary-scan register cells on TAP ports, specifically at the TCK, TDI, TDO, TMS, and TRST* ports. If a boundary-scan register is found on one of these ports, the error message TEST-839 is generated.

You can fix this problem by removing the boundary-scan register cell from the TAP port.

BSR Cell Placed on Compliance Port [TEST-840]

IEEE Std 1149.1 forbids the placement of boundary-scan register cells on compliance ports. If a boundary-scan register cell is found on one of these ports, the error message TEST-840 is generated.

You can fix this problem by removing the boundary-scan register cell from the compliance port.

Logic Exists Between BSR Cell and Design Port [TEST-843]

IEEE Std 1149.1 forbids the placement of logic between the design port and its corresponding BSR cell. If logic is found between these two entities, the warning message TEST-843 is generated.

You can fix this problem by removing the logic between the boundary-scan register cell and the design port.

Tristate Pin Has Multiple BSR Controlling Cells [TEST-849]

IEEE Std 1149.1 requires that pad cells not be controlled by multiple BSR cells. If multiple BSR cells drive the controlling input to a pad cell, the warning message TEST-849 is generated.

You can correct this problem by fixing the logic.

BSR Cell Improperly Merged: Unnecessary Merging [TEST-860]

If a BSR cell is merged unnecessarily—as in the case where an input is used solely as a control or output source, and not as an input source—IEEE Std 1149.1 states that a single cell can be provided to meet the rules for the input and the output pins. If such a condition is discovered in your logic, the warning message TEST-860 is generated.

You can fix this problem by correcting the BSR cell design.

BSR Cell Improperly Merged: Too Many Functions [TEST-860a]

IEEE Std 1149.1 requires that a merged BSR cell not contain more than two functions. If a merged BSR cell controls more than one output port or contains more than two functions, the warning message TEST-860a is generated.

You can fix this problem by limiting the number of output ports driven by the BSR cell to one, or by limiting the number of functions on the merged cell to two.

Input BSR Cell At Bidirectional Port Not Detected; Missing Control BSR Cell [TEST-1121]

Due to a missing BSR cell at the output side of the port, the input BSR cell at a bidirectional port is not detected. If a missing BSR cell on the output causes the input BSR cell to go undetected, the information message TEST-1121 is generated.

You can fix this problem by either inserting a control BSR cell at the output side of the port, or disable the output side of the port and then rerun check bsd.

Input BSR Cell Not Detected At Port Due To Pad Not Propagating Data [TEST-1122]

Because data is stuck at the input pad, the data won't propagate and therefore the input BSR cell is not detected. Because the data is stuck at the input pad making the input BSR cell undetectable, the information message TEST-1122 is generated and displays the value at the pad pins.

You can fix this correcting the problem in your design at the input pad and then rerun check bsd.

Output BSR Cell Not Detected Because Pad Cannot Propagate Data [TEST-1123]

The output BSR cell isn't detected because the pad can't propagate data. When data coming from the output BSR cell gets stuck at the output pad the information message TEST-1123 is generated and displays the value at the pad pins.

You can fix this correcting the problem in your design at the output pad and then rerun <code>check_bsd</code>.

BSR Cell %s On Port %s Not Detected Because Control Cell Not Found At Port [TEST-1124]

The BSR cell at the specified port isn't detected because of a missing control BSR. When the output BSR cell is found to be missing at the port due to a missing control BSR the information message TEST-1124 is generated.

You can fix this problem by inserting a control BSR cell at the output port and then rerun check_bsd.

Cannot Find BSR Cell At Port Caused By BSR Cell Update Stage Flip-Flop [TEST-1125]

The BSR cell at the specified port isn't detected is caused by the BSR cell update stage flip-flop. When the BSR cell is determined to be missing at the port due to the BSR cell update stage flip-flop the information message TEST-1125 is generated.

Phase Three: Extracting Implemented Instructions and Test Data Registers

You can either allow the tool to extract the implemented instructions, or you can define the instructions and opcodes explicitly.

Phase Three performs the following tasks when the tool extracts the implemented instructions automatically:

- Finds the different signatures
- Finds the corresponding set of opcodes
- Infers the SAMPLE and PRELOAD instructions
- Infers all implemented INTEST, RUNBIST, HIGHZ, CLAMP, IDCODE, and USERCODE instructions

Alternatively, you can specify all the instructions and the corresponding opcodes manually by using the command check bsd -infer instructions false:

- Specify the different implemented instructions
- Specify their corresponding set of opcodes
 You specify these instructions and opcodes using the set bsd instruction command.

Phase Three performs the following tasks when either the tool extracts the implemented instructions or when you define the instructions and opcodes:

- · Extracts the decoding logic
- Identifies the test data register selected by each signature
- Characterizes each signature's behavior
- Infers primary inputs and primary outputs for all BSR cells

In the next section, a detailed discussion of the phase three checks is presented. Messages addressing phase three violations are discussed in the sections that follow.

Phase Three Process

Phase Three checks are performed in the manner discussed in the following sections.


Extracting Decoding Pins

The <code>check_bsd</code> command extracts the different decoding pins. The decoding pins control the behavior of the boundary-scan logic. The expected value for the set of pins is called a signature. The signature represents the independent state of the instruction decoding logic.

...finding the set of IR decoding pins

Decoding pins are shown in Figure 4-8.

Figure 4-8 Decoding Pins



Building an Opcode Set

An opcode is the string of bits shifted into the shift register stage of the instruction register. When that opcode is shifted in, a relationship is defined between the signatures and their corresponding opcodes.

The <code>check_bsd</code> command builds the set of opcodes. Each opcode set is characterized by a unique signature.

Analyzing and Classifying Signatures

Before <code>check_bsd</code> can infer instructions, it must first analyze and classify each signature's behavior.

The check bsd command performs the following tasks with the signatures:

- Looks at what register is selected when a signature is shifted in
- · Classifies the signature according to the test data register it is selecting

```
\ldotsAnalyzing the different signatures at the decoding pin
```

- Classifies the signature according to the output conditioning of the instructions:
 - o Instructions that condition the outputs: INTEST, RUNBIST, EXTEST, CLAMP, HIGHZ
 - Instructions that don't condition the outputs: SAMPLE, PRELOAD, BYPASS, IDCODE

```
\ldots Checking output conditioning of the implemented instruction
```

- Classifies the boundary-scan register signatures according to the value captured into and applied by the boundary-scan register
- By cross-referencing the signature classifications produced in this process, <code>check_bsd</code> can infer instructions

Inferring the SAMPLE and PRELOAD Instructions

Making use of the signature classifications, <code>check_bsd</code> shifts an opcode corresponding to SAMPLE and PRELOAD into the instruction register.

The check bsd command infers the SAMPLE and PRELOAD instructions as follows:

- Infers the SAMPLE instruction when the input BSR cell's shift elements capture the data input value at the rising TCK in the capture-DR state.
- Infers the PRELOAD instruction when the output BSR cell's update elements load the data held in the associated shift register stage at the falling TCK in the update-DR state.

The <code>check_bsd</code> command must identify the primary inputs and primary outputs for each boundary-scan register cell so that the boundary-scan register cells can be delineated from the rest of the design logic.

The <code>check_bsd</code> command uses a tracing mechanism to determine the pins associated with the primary inputs and the primary outputs of each given boundary-scan register cell.

```
...finding controlling BSR cells PIs
...finding controlling BSR cells POs
...finding non-controlling BSR cells PIs
...finding BSR cell POs
```

The <code>check_bsd</code> command uses an algorithm to search for feedthroughs. If there is a feed-through problem, <code>check_bsd</code> must recompute the structure to determine the real primary input.

```
... Modifying controlling/outputs BSR cell PIs
```

There are no numbered messages associated with the feedthrough checking portion of check_bsd.

Any violations that occur during the inference of the SAMPLE and PRELOAD instructions are flagged with messages described "SAMPLE and PRELOAD Instruction Messages" on page 4-43.

Inferring Other Instructions

The check_bsd command looks for the INTEST instruction, to see whether it is implemented or not.

```
...inferring the implemented INTEST instruction
```

If the INTEST instruction is implemented, it corresponds to a given set of opcodes shifted into the instruction register (provided that the outputs are conditioned and that the selected test data register is the boundary-scan register).

There are no numbered messages associated with the INTEST inference checking portion of check bsd.

If the outputs are conditioned to something other than high impedance, and the test-data-register selected is the bypass register, the corresponding instruction is set to CLAMP.

```
...inferring the implemented CLAMP instruction
```

If the outputs are conditioned to high impedance and the test-data-register selected is the bypass register, the corresponding instruction is set to HIGHZ.

```
... Inferring the implemented HIGHZ instruction
```

If the current opcode is the same as the one loaded during the Test-Logic-Reset state of TAP controller, the instruction is set to IDCODE. Otherwise the instruction is set to USERCODE.

```
...inferring the implemented IDCODE & USERCODE instruction
```

If the outputs are conditioned to HIGHZ and the test data register selected is a user-defined register, the instruction is set to RUNBIST.

```
...inferring the implemented RUNBIST instruction
```

At this point each opcode should have an associated instruction. The next step is to analyze the behavior of the boundary-scan register for the instruction that is selected.

SAMPLE and PRELOAD Instruction Messages

To analyze the instructions in detail and to analyze the characteristics of BSR cells, the primary inputs and primary outputs of the cells are inferred.

Problems are governed by the messages listed in Table 4-13 and discussed in the sections that follow.

Table 4-13 Parallel Input and Output Messages

Number	Туре	Message
TEST-837	Warning	Opcode Does Not Select Register [TEST-837]
TEST-841	Error	Missing SAMPLE/PRELOAD Instruction [TEST-841]
TEST-875	Warning	BSR Cell Cannot Capture Logic State of Input Port [TEST-875]
TEST-890	Warning	Unable to Locate Parallel Input for BSR Cell [TEST-890]
TEST-891	Error	Unable to Locate Parallel Output for BSR Cell [TEST-891]
TEST-896	Error	Mandatory SAMPLE Instruction Not Implemented [TEST-896]
TEST-897	Error	Mandatory PRELOAD Instruction Not Implemented [TEST-897]

Opcode Does Not Select Register [TEST-837]

A register must be selected with any opcode instruction. IEEE Std 1149.1 requires that all unused opcodes be set to select the bypass register. If an opcode fails to select any register, the warning message TEST-837 is generated.

You can fix this problem by mapping the opcode to select the bypass register if it is otherwise unused. If it is used for another register, correct the design to select the proper register.

Missing SAMPLE/PRELOAD Instruction [TEST-841]

SAMPLE/PRELOAD is an instruction mandated by IEEE Std 1149.1. If the instruction is not found during the inferring process, the message TEST-841 is generated.

BSR Cell Cannot Capture Logic State of Input Port [TEST-875]

If, during the inference of a SAMPLE/PRELOAD instruction, some BSR cells cannot capture the data on their design input ports, the warning message TEST-875 is generated.

This problem might be caused by one of the following:

- The instruction might not be SAMPLE/PRELOAD, but instead a private instruction.
- The design of SAMPLE/PRELOAD might be incorrect.
- The BSR cell design might be incorrect.

If this instruction is private, you can ignore the warning. If it is not private, you must correct the design problem.

Unable to Locate Parallel Input for BSR Cell [TEST-890]

If no primary input is discovered on a BSR cell, the warning message TEST-890 is generated.

The reason for not finding a primary input of an observable or controllable BSR cell can be one of the following:

- BSR cell is not compliant to IEEE Std 1149.1 because its primary input does not drive its primary output during SAMPLE/PRELOAD.
- The primary input is not captured into the shift register stage properly.

You can fix this problem by correcting the BSR cell implementation if you want to check for further compliance. No BSDL can be generated if this problem is not addressed.

Unable to Locate Parallel Output for BSR Cell [TEST-891]

If no primary output is discovered on a BSR cell, the warning message TEST-891 is generated.

The reason for not finding a primary output of an observable or controllable BSR cell can be one of the following:

- BSR cell is not compliant to IEEE Std 1149.1 because its primary output is not driven by its primary input during SAMPLE/PRELOAD
- The primary output is not captured into the shift register stage properly

You can fix this problem by correcting the BSR cell implementation if you want to check for further compliance. No BSDL can be generated if this problem is not addressed.

Mandatory SAMPLE Instruction Not Implemented [TEST-896]

This error assumes you are working within the IEEE Standard 1149.1(2001) guidelines and occurs during <code>check_bsd</code> when you have not specified the SAMPLE instruction. Each component must be accompanied with a SAMPLE instruction, which is inferred by analyzing input port capture by the boundary-scan register cells on the design input ports.

To fix this error, ensure that you have specified the correct opcodes for the implemented SAMPLE instruction and that the design implements the SAMPLE instruction correctly. If you do not know the SAMPLE instruction opcodes, specify <code>check_bsd-infer instructions</code> and then rerun <code>check_bsd.</code>

Mandatory PRELOAD Instruction Not Implemented [TEST-897]

This error assumes you are working within the IEEE Standard 1149.1(2001) guidelines and occurs during <code>check_bsd</code> when you have not specified the PRELOAD instruction. Each component must be accompanied with a PRELOAD instruction, which is inferred by analyzing the update behavior of the boundary-scan register. The output update flip-flops should load the data held in the associated shift register cells on the falling edge of TCK in the UPDATE-DR state.

To fix this error, ensure that you have specified the correct opcodes for the implemented PRELOAD instruction and that the design correctly implements the PRELOAD instruction. If you do not know the PRELOAD instruction opcodes, specify <code>check_bsd-infer instructions</code> and then rerun <code>check_bsd.</code>

Phase Four: Inferring BSR Cell Characteristics

Phase Four performs the following tasks:

- · Analyzes all the BSR cells for each inferred instruction
- Characterizes the functionality of each BSR cell with respect to the inferred instructions
- Analyzes the structure of each BSR cell
- Assigns a cell type (BC_0 to BC_7) to individual BSR cells, depending on their functional and structural characteristics

Phase Four verifies the following design elements:

- HIGHZ instruction
- CLAMP instruction
- INTEST instruction
- RUNBIST instruction
- IDCODE and USERCODE instructions
- Operation of BSR at system logic inputs
- Operation of BSR at system logic outputs
- Operation of BSR at system bidirectional (BIDI) signals
- · Operation of merged BSR cells

In the next section, a detailed discussion of the phase four checks is discussed. Messages addressing phase four violations are discussed in the sections that follow.

Phase Four Process

Phase Four checks occur in the following sequence.

Analyzing SAMPLE and PRELOAD Rules

After the real primary input and primary output are found, some basic rules are checked if the SAMPLE and PRELOAD instructions are active.

These rules include

- Transparency
- The signal flowing through the logic outpu77t to be captured at the output BSR
- System input value to be captured on the input BSR

The tool analyzes the SAMPLE and PRELOAD instructions as follows:

- SAMPLE binary codes are checked to ensure that the capture descriptor is legal and that BSR cell data sources are PI for all BSR cells.
- PRELOAD binary codes are checked to ensure that the BSR cells' update elements load
 the data values held in their associated shift element on the falling edge of TCK in the
 Update-DR controller state.

Characterizing the Cell Behavior

The cell behavior is characterized for the given instruction according to the IEEE Std 1149.1.

```
...Analyzing INTEST instruction
...Analyzing CLAMP instruction
...Analyzing HIGHZ instruction
...Analyzing the EXTEST instruction
```

For each BSR cell, the type of BC cell is determined (BC_1 to BC_7). This information is then passed on to the BSDL generation process.

Invalid Capture Descriptor for Instruction (Nonspecific)

IEEE Std 1149.1 requires that the signal loaded into the shift register stage of each BSR cell on the rising edge of TCK in the Capture_DR controller state be mapped to a particular cell at the system logic output.

Mismatched BSR Cell Mapping [TEST-871]

If the BSR cell to system logic output cell mapping does not match the mapping discovered by the tool, the error message TEST-871 is generated (see Table 4-14).

Table 4-14 General Instruction Messages

Number	Туре	Message
TEST-871	Error	Invalid Capture Descriptor for Instruction (Nonspecific)

Causes of Mismatched Cell Mappings

This can be caused by one of the following:

- The instruction is not correctly inferred.
- The BSR cell design used is not correct.

You can correct the design to capture the correct source if the instruction inferred is correct. Otherwise, check the conditions that cause the instruction to be inferred as public.

HIGHZ Instruction Messages

IEEE Std 1149.1 requires that mandatory TAP ports be put into the inactive state during the inference of the HIGHZ instruction. Private instructions do not have the same requirement.

Table 4-15 HIGHZ Messages

Number	Туре	Message
TEST-870	Warning	HIGHZ Instruction Messages
TEST-943	Warning	All Design Output Ports Do Not Have Tristate Pads [TEST-943]

Design Ports Not Inactive During HIGHZ Inference [TEST-870]

Thus, if during a HIGHZ instruction certain TAP ports are not forced to be inactive, the warning message TEST-870 is generated (see Table 4-15). You need only take action if the TAP ports specified are mandatory, or if the private instruction's conditioning requires that the TAP ports be put into inactive state during the HIGHZ instruction.

All Design Output Ports Do Not Have Tristate Pads [TEST-943]

Thus, if during a HIGHZ instruction certain ports do not have tristate pads, the warning message TEST-943 is generated (see Table 4-15). You need only take action if the not all the outputs are tristate pads. Check the design and insert tristate pads on all the outputs.

Addressing HIGHZ Instruction Issues

You do not need to fix this problem if the design port is private and its output conditioning is designed correctly. Otherwise, you must correct the design of the instruction to have the proper output conditioning of design ports or you can specify the set_bsd_linkage_port command if no BSR cells exist.

CLAMP Instruction Messages

The CLAMP instruction error messages are shown in Table 4-16.

Table 4-16 CLAMP Messages

Number	Туре	Message
TEST-847	Warning	BSR Updates Under CLAMP Instruction [TEST-847]
TEST-874	Warning	Port Not Driven by BSR Cell for Opcode During CLAMP [TEST-874]
TEST-1133	Information	Port Not Driven Or Captured by BSR [TEST-1133]
TEST-1136	Information	List Of Update Flip-Flops Reset Illegally [TEST-1136]

BSR Updates Under CLAMP Instruction [TEST-847]

IEEE Std 1149.1 requires that all latched output of the BSR should retain their states until one of the following conditions occurs:

- The Test-Logic-Reset controller state is entered as a result of the application of a logic 0 at TRST*.
- The first falling edge of TCK occurs in Test-Logic-Reset controller state when that state is entered as a result of signals applied at TCK and TMS.

If the BSR updates improperly when either of the aforementioned conditions has not been met, the warning message TEST-847 is generated.

You can fix this problem by making the update stage static during the CLAMP instruction.

Port Not Driven by BSR Cell for Opcode During CLAMP [TEST-874]

During the inference of the CLAMP instruction, for any nonprivate opcode, all boundary-scan cells need to drive their respective design ports. If any BSR cells fail to drive their design ports, whether public or private, the warning message TEST-874 is generated.

This might be caused by one of the following conditions:

- The instruction is not CLAMP, but a private instruction
- The design of the CLAMP instruction is incorrect

If the instruction opcode belongs to a private instruction, ignore the warning. Otherwise, you must correct the design of CLAMP to cause all design ports to be driven by BSR cells.

Port Not Driven Or Captured by BSR [TEST-1133]

During instruction inference, a problem at the port and BSR cell shift flip-flop caused the port not to be driven or captured by the BSR cell. In this instance, the warning message TEST-1133 is generate showing the values at the port and BSR cell shift flip-flops.

List Of Update Flip-Flops Reset Illegally [TEST-1136]

During the inference of the CLAMP instruction, update flip-flops and their pin values were reset illegally. In this instance, the warning message TEST-1136 is generated and shows the flip-flops that were illegally reset during inference of the CLAMP instruction.

INTEST Instruction Messages

The messages associated with the INTEST instruction are listed in Table 4-17.

Table 4-17 INTEST Messages

Number	Туре	Message
TEST-886	Warning	Parallel Output of BSR Cell Is Not Driven by INTEST [TEST-886]
TEST-887	Warning	Parallel Output of BSR Cell Invalidly Driven [TEST-887]

Parallel Output of BSR Cell Is Not Driven by INTEST [TEST-886]

IEEE Std 1149.1 requires that, while INTEST is selected, all signals driven from the parallel output of each control-and-observe cell are one of the following:

- The latched parallel output of the shift register stage
- The value that disables the connected output

If most, but not all, cells are driven by the latched parallel output of the shift register stage, the warning message TEST-886 is generated for those cells for which the condition is not met.

There might be a problem with the implementation of INTEST on the cell in question. To fix this problem, correct the design of the INTEST instruction to route the boundary-scan cell properly.

Parallel Output of BSR Cell Invalidly Driven [TEST-887]

IEEE Std 1149.1 states that for clock inputs, when the INTEST instruction is selected, the signal driven to the on-chip system logic shall be one of the following:

- · The signal received at the connected system pin
- The TCK signal, controlled such that the on-chip system logic changes state only in the Run-Test/Idle controller state
- The parallel output of the shift register stage

If the parallel output of a clock boundary-scan cell is not driven according to one of the conditions previously noted, the warning message TEST-887 is generated.

You can fix this problem by correcting the INTEST routing for the BSR cell on the clock system pins.

RUNBIST Instruction Messages

IEEE Std 1149.1 requires that all latched output of the BSR retain their states until one of the following conditions occurs:

- The Test-Logic-Reset controller state is entered as a result of the application of a logic 0 at TRST*.
- The first falling edge of TCK occurs in Test-Logic-Reset controller state when that state is entered as a result of signals applied at TCK and TMS.

BSR Updates Improperly [TEST-848]

If the BSR updates improperly when either of the aforementioned conditions has not been met, the warning message TEST-848 is generated.

Table 4-18 RUNBIST Messages

Number	Туре	Message
TEST-848	Warning	BSR Updates Improperly [TEST-848]

Addressing RUNBIST Issues

You can fix this problem by making the update stage static during the RUNBIST instruction.

EXTEST Instruction Messages

The messages that govern the EXTEST instruction are listed in Table 4-19.

Table 4-19 EXTEST Messages

Number	Туре	Message
TEST-820	Error	EXTEST Opcode Is Not Specified [TEST-820]
TEST-872	Warning	Invalid Capture Source for EXTEST Instruction [TEST-872]
TEST-873	Error	Invalid Output Conditioning During EXTEST [TEST-873]
TEST-876	Error	BSR Cell Output Not Driven by Update Flip-Flop in EXTEST [TEST-876]
TEST-1128	Information	Ports Not Being Driven by Their BSR Cell Shift Stage [TEST-1128]

EXTEST Opcode Is Not Specified [TEST-820]

This error assumes you are working within the IEEE Standard 1149.1(2001) guidelines and occurs during <code>check_bsd</code> when you have not specified the opcode for the EXTEST instruction. You must explicitly specify the EXTEST opcode using the <code>set_bsd_instruction</code> command.

Invalid Capture Source for EXTEST Instruction [TEST-872]

IEEE Std 1149.1 requires the signal loaded into the shift register stage of each design input port on the rising edge of TCK to be driven from an external source. The signal must be received from the primary system logic input. If the signal comes from any other source, the warning message TEST-872 is generated.

You can fix this by correcting the design of the BSR cell on the design input.

Invalid Output Conditioning During EXTEST [TEST-873]

IEEE Std 1149.1 states that the signal driven from the parallel output of each control-and-observe cell in EXTEST should be the parallel output of the shift-register stage. If, when EXTEST is inferred, some BSR cells are not driven by latched parallel outputs, the error message TEST-873 is generated.

You must fix this error condition by correcting the design of the EXTEST instruction or of the BSR cell at the system outputs.

BSR Cell Output Not Driven by Update Flip-Flop in EXTEST [TEST-876]

IEEE Std 1149.1 states that when EXTEST is selected, the state of all signals driven from system output pins shall be completely defined by the data held in the BSR and change only on the falling edge of TCK in the Update_DR controller state. If the output pin of a BSR cell is not driven by the update flip-flop during the EXTEST instruction, the error message TEST-876 is generated.

You must fix this problem by correcting the design of EXTEST in the circuit.

Ports Not Being Driven by Their BSR Cell Shift Stage [TEST-1128]

There is illegal output conditioning on the output BSR cells during EXTEST. Because ports are not driven by their BSR cell during the shift stage the information message TEST-1123 is generated and displays the port on which this occurred.

Input and Output Cell Messages

The messages that govern the BSR input cells and output cells are listed in Table 4-20.

Table 4-20 Input and Output Cell Messages

Number	Туре	Message
TEST-877	Warning	Output Pins Not Driven by Input Pins During Instruction [TEST-877]
TEST-878	Warning	BSR Cell Capture Value Is Not From Input Pin [TEST-878]

Output Pins Not Driven by Input Pins During Instruction [TEST-877]

During certain instructions—specifically SAMPLE, PRELOAD, BYPASS, IDCODE, and USERCODE—the operation of the test logic has no effect on the operation of the on-chip system logic or on the flow of signals between system pins and on-chip system logic. Consequently, the output pin of a BSR cell must be driven directly by its input pin. If this is not the case, the warning message TEST-877 is generated.

This condition might be caused by one of the following issues:

- The BSR cell does not allow the primary input to be driven by the primary output.
- The design of the instruction with this opcode is incorrect.

You can fix this by correcting the design problem.

BSR Cell Capture Value Is Not From Input Pin [TEST-878]

If, during inference, the primary input to a BSR cell cannot be found, the error message TEST-878 is generated. As a result of this error, no further processing can occur on the design. The <code>check bsd</code> command can to find the cause of the problem.

To fix this problem, run <code>check_bsd</code> in verbose mode to isolate the problem. Correct the cause of the problem before you continue.

Cell Type Messages

The messages that govern the types of cells in the boundary-scan design are listed in Table 4-21.

Table 4-21 Cell Types

Number	Туре	Message
TEST-882	Warning	Invalid Number of Capture Descriptors [TEST-882]
TEST-889	Warning	BSR Cell Is Not Standard Type [TEST-889]
TEST-898	Error	BSR Cell Not a Valid Cell Type [TEST-898]
TEST-1129	Information	Capture Descriptor Found for BSR Cell [TEST-1129]
TEST-1129a	Information	Illegal Capture Descriptor for BSR Cell [TEST-1129a]
TEST-1130	Information	INTEST Not Supported on Input of BC_4 BSR Cell [TEST-1130]
TEST-1131	Information	INTEST Not Supported on Two-state Output of BC_4 BSR Cell [TEST-1131]

Invalid Number of Capture Descriptors [TEST-882]

A BSR cell type can be from of BC_0 to BC_7. For you to assign a particular type to the appropriate cell, a number of capture descriptors need to be present for each EXTEST, INTEST, SAMPLE, or PRELOAD instruction associated with that cell. If an insufficient number of capture descriptors are present for a particular cell, the warning message TEST-882 is generated.

This problem highlights a problem in analyzing the mandatory instructions EXTEST, SAMPLE, and PRELOAD.

Fix this problem by reviewing the analysis of the mandatory instructions and fixing other, associated problems.

BSR Cell Is Not Standard Type [TEST-889]

According to IEEE Std 1149.1, to differentiate cell types from BC_0 through BC_7, the BSR cells on system inputs and outputs are analyzed under the influence of the EXTEST, SAMPLE, PRELOAD, and INTEST instructions to find the captured source. The BSR cells are then structurally analyzed to find other characteristics. The information gathered determines what cell type is to be assigned to the BSR cell. If the analysis determines the cells to have characteristics other than those appropriate to the specific cell types BC_0 to BC_7, the cell is determined to be nonstandard.

If this situation occurs on a BSR cell in your design, the cell type is defaulted to be BC_0 and the warning message TEST-889 is generated.

You should check the analysis of the EXTEST, SAMPLE, PRELOAD, and INTEST instructions to determine what functional problems, if any, exist.

BSR Cell Not a Valid Cell Type [TEST-898]

IEEE Std 1149.1 states that the only valid cell types allowed are the following:

- INPUT
- OUTPUT2
- CLOCK
- OUTPUT3
- CONTROL
- CONTROLR
- INTERNAL
- BIDIR
- OBSERVE ONLY

If the cell type is not one of those listed, the error message TEST-898 is generated.

You must fix the design and functionality of the BSR cells.

Capture Descriptor Found for BSR Cell [TEST-1129]

According to IEEE Std 1149.1, capture descriptors of a BSR cell are a set of triplets, showing the behavior of the BSR cell under the standard instructions, in the following form:

(<BSR Cell Content>, <Capture Instruction>, <Data Source for the value captured in the cell>)

If the tool finds a capture descriptor for the BSR cell, creating a nonstandard BSR cell, the information message TEST-1129 is generated.

You should verify that the BSR cell design is compliant with the standard and that the BSR cell type is appropriate for the instructions you implement.

Illegal Capture Descriptor for BSR Cell [TEST-1129a]

According to IEEE Std 1149.1, capture descriptors of a BSR cell are a set of triplets, showing the behavior of the BSR cell under the standard instructions, in the following form:

(<BSR Cell Content>, <Capture Instruction>, <Data Source for the value captured in the cell>).

If the tool finds an illegal capture descriptor for the BSR cell, the information message TEST-1129a is generated.

You should verify that the BSR cell design is compliant with the standard and that the BSR cell type is appropriate for the instructions you implement.

INTEST Not Supported on Input of BC_4 BSR Cell [TEST-1130]

The INTEST instruction is not supported as an input by a BC_4 type BSR cell. Implementing an INTEST instruction at this point causes a nonstandard BSR cell.

As the INTEST instruction is implemented, an input BSR cell is found to be of type BC_0 instead of BC_4, thereby generating information message TEST-1130. You should verify that the BSR cell design is compliant with the standard and that the BSR cell type is appropriate for the instructions you implement.

INTEST Not Supported on Two-state Output of BC_4 BSR Cell [TEST-1131]

The INTEST instruction is not supported on a two-state output by a BC_4 type BSR cell. Implementing an INTEST instruction at this point causes a nonstandard BSR cell.

As the INTEST instruction is implemented, an output 2BSR cell is found to be of type BC_0 instead of BC 2, thereby generating the information message TEST-1131.

You should verify that the BSR cell design is compliant with the standard and that the BSR cell type is appropriate for the instructions you implement.

Compliance-Enable Patterns Messages

If the compliance-enable pattern generated by <code>check_bsd</code> does not cause the component to be fully compliant with IEEE Std 1149.1, the TEST-845 message is generated. See Table 4-22.

Table 4-22 Compliance-Enable Pattern Messages

Number	Туре	Message
TEST-845	Warning	Compliance-Enable Patterns Messages

You must correct the design to meet this requirement or remove the pattern from the compliance-enable list.

User-Defined Pad Cell Messages

If problems associated with user-defined pad cells defined with the $define_dft_design$ command are discovered by the $insert_dft$ or $preview_dft$ command, the messages in Table 4-23 are generated.

Table 4-23 User-Defined Pad Cell Messages

Number	Туре	Message
TEST-920	Error	No Pad Type Found for the Pad Design %s [TEST-920]
TEST-921	Error	Data Output Pin Not Found in the Input Pad Design %s [TEST-921]
TEST-922	Error	Data Input Pin Not Found in the Output Pad Design %s [TEST-922]
TEST-923	Error	Enable Pin Not Found in Tristate Output Pad Design [TEST-923]
TEST-925	Error	Differential Pad Design Not Connected to Two Ports of the Same Type [TEST-925]
TEST-926	Warning	Ignoring the Unnecessary Signal Type Pins Specified for the Pad Design %s [TEST-926]

Table 4-23 User-Defined Pad Cell Messages (Continued)

Number	Туре	Message
TEST-928	Warning	Output Disable Result Value Not Specified for the Tristate Pad Design %s [TEST-928]
TEST-929	Warning	Enable Pin Not Found or Not Specified for the Bidirectional Pad Design %s. The Pad Design Will Be Treated As an Open Drain Bidirectional Pad [TEST-929]

No Pad Type Found for the Pad Design %s [TEST-920]

If you fail to specify a pad type for the pad design in the command define_dft_design, this message is generated during the insert dft or preview dft command.

You can fix this problem by providing a valid -type PAD value in the define_dft_design command and then rerunning insert_dft or preview_dft.

Data Output Pin Not Found in the Input Pad Design %s [TEST-921]

An output pin type, either <code>data_out</code> or <code>data_out_inverted</code>, is expected to be instantiated on an input pad with the <code>define_dft_design</code> command. If the pin type is not instantiated, or if the pin instantiated does not exist, this message is generated during <code>insert_dft</code> or <code>preview_dft</code>.

You can fix this problem by providing a valid pad design pin name for the data_out or data_out_inverted signal type in the access list of the define_dft_design command and then rerunning insert dft or preview dft.

Data Input Pin Not Found in the Output Pad Design %s [TEST-922]

An input pin type, either <code>data_in</code> or <code>data_in_inverted</code>, is expected to be instantiated on an output pad with the <code>define_dft_design</code> command. If the pin type is not instantiated, or if the pin instantiated does not exist, this message is generated during <code>insert_dft</code> or <code>preview_dft</code>.

You can fix this problem by providing a valid pad design pin name for the <code>data_in</code> or <code>data_in_inverted</code> signal type in the access list of the <code>define_dft_design</code> command and then rerunning <code>insert dft</code> or <code>preview dft</code>.

Enable Pin Not Found in Tristate Output Pad Design [TEST-923]

An enable pin type, either <code>enable</code> or <code>enable_inverted</code>, is expected to be instantiated on a tristate pad with the <code>define_dft_design</code> command. If the pin type is not instantiated or if the pin instantiated does not exist, this message is generated during <code>insert_dft</code> or <code>preview dft</code>.

You can fix this problem by providing a valid pad design pin name for the <code>enable</code> or <code>enable_inverted</code> signal type in the access list of the <code>define_dft_design</code> command and then rerunning <code>insert dft</code> or <code>preview dft</code>.

Differential Pad Design Not Connected to Two Ports of the Same Type [TEST-925]

If you specified a pad design that is not connected to two ports of the same type, this message is generated during insert dft and preview dft.

You can fix this problem by modifying the design so the differential pad design is connected to two ports of the same type and then rerunning insert dft or preview dft.

Ignoring the Unnecessary Signal Type Pins Specified for the Pad Design %s [TEST-926]

If you specify signal types that are not required for the pad type you have defined, <code>insert_dft</code> and <code>preview_dft</code> has ignored them and issues this informational message.

Output Disable Result Value Not Specified for the Tristate Pad Design %s [TEST-928]

If you do not provide a value for the \$disable_res\$ parameter, specified with the define_dft_design -params command, this message is generated during insert_dft or preview dft.

You can fix this problem by providing a disable result value (disable_res) for the define_dft_design command and then rerunning insert_dft or preview_dft.

Enable Pin Not Found or Not Specified for the Bidirectional Pad Design %s. The Pad Design Will Be Treated As an Open Drain Bidirectional Pad [TEST-929]

If you do not identify any <code>enable or enable_inverted</code> signal type in the access list of your pad design, or if the pin you have specified is not found in the design, this warning message is generated. The pad design is treated as an open drain bidirectional pad.

If you do not want this pad to be treated as an open drain bidirectional pad, you can correct the <code>define_dft_design</code> specification and rerun <code>insert_dft</code> or <code>preview_dft</code>.

5

Generating BSDL and Boundary-Scan Test Vectors

This chapter describes how to generate BSDL and boundary-scan test vectors for use in downstream processes.

This chapter includes the following sections:

- Checking IEEE Std 1149.1 Compliance
- Generating a BSDL File
- Generating STIL Patterns
- BSDL-Based Test Pattern Generation
- Generating WGL Patterns
- Generating Verilog Testbench
- Generating Manufacturing Test Vectors
- Creating DC Parametric Test Vectors

Checking IEEE Std 1149.1 Compliance

When you invoke write_bsdl, the command automatically executes <code>check_bsd</code> if no previous run of <code>check_bsd</code> was done or if the results of the previous run are invalid. The <code>write_bsdl</code> command uses <code>check_bsd</code> to get much of the information it needs to create the BSDL file.

The information given in the BSDL file is directly related to the information extracted by check bsd.

The same effort option you choose for write bsdl is provided to check bsd.

Generating a BSDL File

You generate a BSDL file by using the write_bsdl command. For information on using the write bsdl command, see the *DFTMAX Boundary Scan User Guide*.

Checking for Reserved Words

Both VHDL and BSDL contain reserved words. Some BSDL readers accept these reserved words in the BSDL file, but others do not. The <code>-naming_check</code> option on <code>write_bsdl</code> allows you to specify the reserved words the tool checks during design processing. The tool performs naming checks on port, bus, register, instruction, package pin, and identifier names.

The <code>-naming_check VHDL</code> option specifies checks for both VHDL and BSDL reserved words. The tool generates warning messages for names that use either VHDL or BSDL reserved words. This is the default <code>naming_check value</code>.

The <code>-naming_check</code> <code>BSDL</code> option specifies checks for BSDL reserved words only. The tool generates warning messages for names that use the BSDL reserved words. The tool writes VHDL reserved words to the BSDL file without warnings.

The -naming check none option disables all naming checks.

The naming_check options are mutually exclusive. If you rerun write_bsdl with a different naming_check option, the new option overwrites the previous value.

Controlling Line Length

You can control the maximum line length of the BSDL file using the test_bsdl_max_line_length variable. The value for this variable must be greater than 50 and less than 132. The default for this variable is 72. If you specify a value that is outside of these boundaries, the tool generates a warning message and ignores the specification.

Boundary-Scan Keywords

The BSDL generator uses keywords to represent the standard boundary-scan instructions and the standard test data registers. Table 5-1 shows the keywords used by the tool for the standard boundary-scan instructions.

Table 5-1 Standard Boundary-Scan Keywords

Standard instruction keywords	Standard boundary-scan instruction
BYPASS	BYPASS
EXTEST	EXTEST
CLAMP	CLAMP
HIGHZ	HIGHZ
IDCODE	IDCODE
INTEST	INTEST
PRELOAD	PRELOAD
RUNBIST	RUNBIST
SAMPLE	SAMPLE
USERCODE	USERCODE

Table 5-2 shows the keywords used by the tool for the standard test data registers.

Table 5-2 Standard Test Data Register Keywords

Standard test data register	Keyword
Boundary-Scan Register	BOUNDARY
Bypass Register	BYPASS
Device Identification Register	DEVICE_ID_REG

Boundary Scan Register Label Fields

Table 5-3 describes each label field that appears in the BSDL file for boundary scan registers from TDI to TDO.

Table 5-3 Boundary Scan Register Label Fields

Field Label	Description
num	Cell number
cell	Cell type as defined by IEEE Std 1149.1
port	Design port name. Control cells do not have a port name.
function	Primary function of the relevant cell as defined by IEEE Std 1149.1. Can be: input, clock, output2, output3, control, control, internal, bidir, observe_only.
safe	Value that the BSR cell should be loaded with for safe operation when the tool might otherwise choose a random value.
ccell	For the relevant port, the cell number of the control cell that can disable the output.
disval	The value that must be forced on the ccell to disable the relevant port.
rslt	The condition of the driver of the relevant port signal when it is disabled. Possible values as defined by IEEE Std. 1149.1 are Z, WEAK0, WEAK1, PULL0, PULL1, and KEEPER.

Example 5-1 shows a sample preview_dft output. Cell 0 of port out00 has a controlling BSR cell (ccell) 1 and the disable value is 1. When 1 is forced on the control cell, the resulting state for the bidirectional output is a high impedance Z state.

Example 5-1 BSDL Output

```
attribute BOUNDARY REGISTER of M1: entity is
                             function
                                       safe [ccell disval rslt]
     num cell
                   port
                   clk clock, X),
en input, X),
in00, observe_only, X),
*, control, 1),
     '' 4
          (BC4,
     "3
          (BC2,
                                                                        " &
     "2
          (BC4,
                 *,
                                                                        '' &
     "1 (BC2,
     "0 (BC1, out00, output3,
                                                  1, 1,
                                                                Z)
                                                                        ";
                                             Х,
end M1;
```

Providing Additional RUNBIST Information

If your boundary-scan design implements the RUNBIST instruction, the tool cannot extract all the information required to generate a complete BSDL file. Before running the BSDL generator, you must specify the following information:

- The amount of time required for test completion.
 You can describe this duration as an absolute time value or as a number of clock cycles.
- The resulting state of the selected test data register (signature) at test completion.

If you want to see the RUNBIST info in the BSDL, you must specify all required information; otherwise, an incomplete BSDL file is generated.

Use the <code>set_bsd_instruction</code> command to specify the required information. Use the command as follows:

```
set_bsd_instruction RUNBIST
[-clock_cycles {clk cycle_count clk cycle_count...}]
[-input_clock_condition input_clock_conditioning]
[-output_condition output_conditioning]
[-signature pattern]
```

For example, if the RUNBIST instruction requires 5000 clock cycles of TCK and 20000 clock cycles of SYSCLK, enter the following command:

If the RUNBIST instruction requires HIGHZ or BOUNDARY as the output condition, enter the following command:

If the RUNBIST instruction requires 5000 clock cycles of TCK and HIGHZ or BOUNDARY as the output condition, enter the following command:

If the RUNBIST instruction requires 2000 clock cycles of TCK and HIGHZ or BOUNDARY as the output condition, enter the following command:

If the RUNBIST instruction requires 5000 clock cycles of CLK, 2000 clock cycles of SYSCLK, and HIGHZ or BOUNDARY as the output condition, enter the following command:

Use the ${\tt reset_bsd_configuration}$ command to delete the current RUNBIST specification.

Providing Additional INTEST Information

If your boundary-scan design implements the INTEST instruction, the tool cannot extract all the information required to generate a complete BSDL file. Before running the BSDL generator, you must specify the amount of time required for test completion. You can describe this duration as an absolute time value or as a number of clock cycles.

If you want to see the INTEST info in the BSDL, you must specify all required information; otherwise, an incomplete BSDL file is generated.

Use the set_bsd_instruction command to specify the required information. The set bsd instruction command has the following syntax:

```
set_bsd_instruction INTEST
  [-clock_cycles {clk cycle_count [clk cycle_count ...]}]
  [-input_clock_condition input_clock_conditioning]
  [-output condition output conditioning]
```

For example, if the INTEST instruction requires 5000 clock cycles of TCK and 20000 clock cycles of SYSCLK, enter the following command:

If the INTEST instruction requires an output condition of HIGHZ or BOUNDARY, enter the following command:

If the INTEST instruction requires 250 clock cycles of TCK and an output condition of HIGHZ or BOUNDARY, enter the following command:

Use the reset bsd configuration command to delete the current INTEST specification.

Generating STIL Patterns

You can create patterns in Standard Test Interface Language (STIL) format using the DFTMAX tool. Before generating STIL patterns, use the <code>read bsd_inserted.ddc</code> command and the <code>check_bsd</code> command to read in the design and check for compliance in your mapped boundary-scan inserted design.

Use the <code>create_bsd_patterns</code> command to create the STIL patterns in memory. Use the <code>write_test</code> command to write the STIL patterns to disk. The <code>write_test</code> command retrieves the BSD patterns data from memory and writes out the patterns in STIL format.

To generate the STIL vector file, use the -format stil option.

```
dc shell> write test -format stil
```

See the *DFTMAX Boundary Scan User Guide* for information on how to generate STIL patterns.

When you execute these commands, the tool generates the following output in the log file:

```
dc_shell> write_test -format stil -output TOP_stil_tb
...Getting test program from design.
...Writing test patterns to file TOP_stil_tb.stil.
```

BSDL-Based Test Pattern Generation

Figure 5-1 shows the BSDL file to pattern generation flow diagram.




Figure 5-1 BSDL File to Pattern Generation Flow Diagram

The read_bsdl command reads the input BSDL file to generate the output BSDL file, which is then used to generate patterns.

Use the read_file command to read the black-box description of the netlist (I/O information only) into the tool.

This feature is described in the following sections:

- Setting Up the Design Environment (Reading the Logic Library)
- Reading the Black-Box Description of the Netlist
- · Reading the BSDL File
- Automatic Test Pattern Generation From the BSDL File
- Limitations
- Script Example

Setting Up the Design Environment

The first step in the process of generating patterns from a BSDL file or a netlist is to set up the design environment.

To set up your design environment, you need to define the paths for the libraries and designs you are using, and define any special reporting parameters. The following Synopsys system variables enable you to define the key parameters of your design environment:

```
search_path - A list of alternate directory names to search to find the link_library,
target library, and design files.
```

target_library - Usually the same as your link library, unless you are translating a design between technologies.

<code>link_library</code> - The ASIC vendor libraries where your pad cells and core cells are initially represented. You should also include your DesignWare library in this variable definition.

Note:

To learn more about library variables and search paths, see the Design Compiler documentation.

The following commands illustrate this:

Reading the Black-Box Description of the Netlist

The first step in the process of generating patterns from a BSDL file or a netlist is to read in the black-box description of the netlist. Reading the netlist is optional.

- Read in the complete netlist or the black-box netlist that has the I/O description of the design, using the read_file command. Reading the netlist is optional. Only the information in the BSDL file is considered in case a netlist is not read.
- Specify the name of the current design using the set current_design <design_name> command.

Note:

If the netlist is also provided along with the BSDL file, only the linkage ports that appear in the netlist are treated as design ports in the testbench.

Reading the BSDL File

Read in the BSDL file using the read_bsdl command. The syntax for the command is as follows.

```
read_bsdl bsdl_file_name [-add_linkage_as_design_port true | false]
```

If a netlist is not read in, then the linkage ports are treated as shown in Table 5-4.

Table 5-4 Linkage Port Handling When BSDL Is Read In Without a Design Netlist

-add_linkage_as_design_port option value	Linkage port included as design ports in testbench?
false (default)	Not included
true	Included

Note:

Ports listed as NC (no-connect) in the BSDL file are treated the same as linkage ports.

If the netlist is read in, the -add linkage as design port option is unused.

The tool supports the following BSDL instructions in the BSDL file when reading in the file using the read_bsdl command.

EXTEST	CLAMP	EXTEST_PULSE	RUNBIST
BYPASS	HIGHZ	EXTEST_TRAIN	PRELOAD

SAMPLE IDCODE INTEST USERCODE

User-defined instructions

The tool supports the following cell types in the BSDL file when using the read_bsdl command.

 BC_0
 BC_2
 BC_7
 AC_2
 AC_SelX

 BC_1
 BC_4
 AC_1
 AC_7
 AC_SelU

Checking for Syntax and Semantic Errors in the BSDL File

BSDL compilation determines if a BSDL description is syntactically correct and makes numerous checks for semantic violations.

The following syntax checks are performed on a BSDL file that is read in using the read bsdl command:

- · Missing punctuation
- Misspelled keywords
- Missing opcodes
- Missing IR capture value
- VHDL and Verilog naming conventions

The following semantic error checks are performed on a BSDL file that is read using the read_bsdl command:

- Omission of required instruction codes (e.g. SAMPLE)
- Missing register associations
- Missing boundary-scan register cells
- Unrecognized attributes in BSDL file that are flagged as warnings
- · Unrecognized statements in BSDL file that are flagged as errors
- Incomplete statements that are flagged as errors
- · Missing logical or physical port descriptions
- Missing standard package use or COMPONENT_CONFORMANCE statements
- · Missing TAP description

- Missing instruction register length or capture value
- Missing mandatory instruction definitions in accordance with IEEE Std 1149.1
- Instructions without Opcodes or Test Data Registers
- Missing boundary-scan register length
- Unrecognized boundary-scan register cell statements
- Unrecognized port names
- Incorrect control cell numbers

If the tool encounters an error during the syntax or the semantic errors check, it generates an error report and exits.

Some of the errors that are reported are

- Missing BSDL input file.
 To remedy this error, make sure that the BSDL file is available in the search path and rerun the test.
- Missing I/O netlist.
 To remedy this error, make sure that the netlist with I/O information is available in the search path and rerun the test.

Any existing User Interface Test messages are used as applicable.

Automatic Test Pattern Generation From the BSDL File

If the syntax and semantic error checks are successful, the BSD patterns are created with the create <code>bsd patterns</code> command.

When the BSD patterns are created, they are written out, using the <code>write_test</code> command. These patterns can be simulated using VCS. A lack of mismatches implies that the BSDL file parsing mechanism has generated the correct results. The output BSDL file might differ from the input BSDL file in the sequence of BSDL statements. A BSDL file that is written out using the <code>write bsdl</code> command is readable using the <code>read bsdl</code> command.

Note:

When the input and the output BSDL files have the same name, the comments in the input file do not appear in the output file.

The <code>create_bsd_patterns</code> and the <code>write_test</code> commands are used as is. There are no modifications to these commands.

Limitations

- The following boundary-scan register cell types are not supported: BC_3, BC_5, BC_6, BC_8, BC_9, BC_10, AC_8, AC_9, and AC_10.
- Not all constructs of the BSDL syntax are supported. For example, user supplied packages are not supported by the BSDL reader.
- User extensions to BSDL as well as the DESIGN WARNING attribute are not supported.
- The following boundary-scan register cells support INTERNAL function: BC_0, BC_1, BC_2, BC_3, and BC_4.

Script Example

```
set search_path [list "." ./lib $search_path]
set synthetic_library [list dw_foundation.sldb dft_jtag.sldb]
set target_library [list class.db]
set link_library [concat "*" $target_library $synthetic_library]
read_file -format verilog f_bsd.v ;# (optional)
current_design test
link
read_bsdl f_bsd.bsdl
read_pin_map pin_map.txt #(optional)
create_bsd_patterns
write_test -format stil -output f_stil
write_test -format verilog -output f_verilog_tb
write test -format wgl serial -output f wgl serial
```

Generating WGL Patterns

You can create WGL patterns using the DFTMAX tool. Before generating the WGL file, use the read bsd_inserted.ddc command and the check_bsd command to read in the design and check for compliance in your mapped boundary-scan inserted design.

Use the <code>create_bsd_patterns</code> command to capture the WGL patterns in memory. Use the <code>write_test</code> command to generate WGL patterns to disk. The <code>write_test</code> command retrieves the BSD test vectors from memory and writes out the patterns file in WGL format. Using the <code>-format wgl_serial</code> option with the <code>write_test</code> command causes the command to generate a file WGL patterns format.

When executing these commands, the tool generates the following output in the log file:

```
write test -format wgl serial
                                    -output ./pat/f d1 wgl
... Getting test program from design.
...Writing test patterns to file ./pat/f d1 wgl.wgl.
/remote/release/synthesis/A-2007.12-SP2/sparcOS5/syn/ltran/stil2wgl:
processing the unnamed PatternExec block
       STIL2WGL Version A-2007.12
//
       Copyright (c) 2002-2007 by Synopsys, Inc.
//
                 ALL RIGHTS RESERVED
STIL-parse(./pat/f d1 wgl.wgl.stil): ... STIL version 1.0 ( Design
P2001.01)
STIL-parse(./pat/f d1 wgl.wgl.stil): ... Building test model ...
STIL-parse(./pat/f d1 wgl.wgl.stil): ... Signals ...
STIL-parse(./pat/f_d1 wgl.wgl.stil): ... SignalGroups
STIL-parse(./pat/f d1 wgl.wgl.stil): ... Timing ...
STIL-parse(./pat/f d1 wgl.wgl.stil): ... PatternBurst "_BSD_burst_" ...
STIL-parse(./pat/f_d1_wgl.wgl.stil): ... PatternExec ... STIL-parse(./pat/f_d1_wgl.wgl.stil): ... Pattern block "_BSD_block_" ...
stil2wgl: End of STIL data; WGL generation complete
```

Generating Verilog Testbench

You can specify the name of your Verilog testbench for pattern simulation using the write test command.

The tool can generate the Verilog testbench after the <code>insert_dft</code> command and after the <code>check bsd</code> command using the same command.

For more information about generating a Verilog testbench, refer to the *DFTMAX Boundary Scan User Guide*.

Generating Manufacturing Test Vectors

The create_bsd_patterns generates five independent sets of test vectors that you can generate separately by using the option -type vectors.

If the TRST* port exists, each set of vectors begins by asynchronously resetting the boundary-scan logic from this port. Because write_bsdl generates the test vectors in this way, each set of vectors can be used and simulated independently.

By default, the generated vectors file contains the five vector sets in consecutive order:

- 1. Boundary-scan logic reset mechanism test vectors
- 2. TAP controller transition test vectors

- 3. Instructions and test data register vectors
- 4. Boundary-scan register test vectors
- 5. Leakage failures test vectors

Boundary-Scan Logic Reset Mechanism Test Vectors

In this vector set, the asynchronous reset of your boundary-scan logic TRST* is activated and the state of the TAP controller is checked if the TRST* port exists in your design. Otherwise, it waits for power-up delay and then tests for power-up reset. The synchronous reset is also tested by holding the value on the TMS port to logic 1 for five cycles, following the initial reset using TRST* or a PUR cell, which synchronizes the TAP to the Test-Logic-Reset state.

TAP Controller Transition Test Vectors

The TAP controller state machine is tested in this set of vectors. The test is based on the state encoding extracted by compliance checking. Any incorrect transition is detected.

Boundary-Scan Logic Instructions Test Vectors

For each of the instructions defined in the boundary-scan logic, the path from TDI to TDO is tested. For each instruction, one of the test data registers should be selected. The vectors generated depend on the register selected, and every sequence of logic bits should flow transparently from TDI to TDO.

Note:

This is the only type of checking performed on the private instructions. For RUNBIST, the behavior of the circuit itself isn't checked.

For all instructions, the tool performs a flush test operation through the respective test data registers, checking their functionality.

For the HIGHZ instruction, the state of each output port is checked to ensure it is in a high impedance state.

For the CLAMP instructions, the state of each output port is checked to ensure it is in the state previously loaded in the update stage of the BSR by the SAMPLE and PRELOAD instructions.

For the SAMPLE and PRELOAD instructions, values are applied to the parallel inputs, and the captured values in the shift-register stage are checked.

Boundary-Scan Register Test Vectors

Using the SAMPLE, PRELOAD and EXTEST instructions, the function of the BSR is tested to make sure that each cell can capture values at its primary input and apply values at its primary output.

This set of vectors can be formulated as DC-parametric vectors and controlling by specifying the minimum/maximum input and output ports that can switch simultaneously. See the man pages for bsd max in switching limit and bsd max out switching limit.

Leakage Failures Test Vectors

If your design contains tristate output drivers, they are set to the high impedance state by using the SAMPLE and PRELOAD instructions. This allows you to check the leakage current resulting from this state.

Creating DC Parametric Test Vectors

You can perform a DC parametric test by creating both leakage vectors and BSR vectors. BSR vectors allow you to test threshold voltage.

If you use the command:

```
create bsd patterns -type leakage
```

you create vectors to test I/O leakage only.

If you want to ensure that your DC parametric test vectors include both registers and leakage, and can be used to measure threshold voltage and current levels for the I/O, use the command

```
create bsd patterns -type dc parametric
```

DC-parametric vectors of the type bsr allow the checking of DC design characteristics such as:

- Input threshold voltage V_{il}/V_{ih} or current I_{il}/I_{ih}.
- Output threshold voltage V_{ol}/V_{oh} or current I_{ol}/I_{oh}.

Checking input threshold voltage or current is done by

- 1. Applying the logic value 0 on all the functional inputs
- 2. Capturing that value into the BSR attached to the input ports
- 3. Shifting out the content of the boundary-scan register

- 4. Comparing the output stream on the TDO port with the expected value
- 5. Applying the logic value 1 on all the functional inputs
- 6. Capturing that value into the BSR attached to the inputs port
- 7. Shifting out the content of the boundary-scan register
- 8. Comparing the output stream on the TDO port with the expected value

Checking output threshold voltage or current is done by

- 1. Shifting a stream of bits into the boundary-scan register that sets all the registers attached to the output port to a logic 0
- 2. Updating the value shifted into the update stage of the BSR.
- 3. Strobing all the functional outputs of the design
- 4. Comparing to logic 0
- 5. Shifting into the boundary-scan register a stream of bits setting all the BSR attached to the output port to logic 1
- 6. Updating the value shifted into the update stage of the BSR
- 7. Strobing all the functional outputs of the design
- 8. Comparing to logic 1

Setting Input Switching Limits

The <code>bsd_max_in_switching_limit</code> variable specifies the number of inputs to be switched together. By default, all inputs are switched together, but this can cause ground bounce. When the <code>bsd_max_in_switching_limit</code> variable is set, only the specified number of ports change values while the others remain at their existing logic value. The cycle repeats until all the inputs go from X to 0 and then from 0 to 1. For example, when you set this variable to 8, only 8 ports change input values at a time.

```
dc shell> set app var bsd max in switching limit 8
```

Decreasing this value provides more measurement accuracy at the expense of increased pattern count.

Setting Output Switching Limits

The <code>bsd_max_out_switching_limit</code> variable specifies the number of outputs to be switched together. By default, all outputs are switched together, but this can cause ground bounce. When the <code>bsd_max_out_switching_limit</code> variable is set, only the specified number of ports change values while the others remain at their existing logic values. The cycle repeats until all the outputs go from X to 0 and then from 0 to 1. For example, when you set this variable to 8, only 8 ports change output values at a time.

```
dc shell> set app var bsd max out switching limit 8
```

Decreasing this value provides more measurement accuracy at the expense of increased pattern count.

Testing All Input and Output Port Value Transitions

By default, the DC parametric patterns test all static values for the design ports for leakage characterization, but they do not test all possible value transitions for switching characterization. By default, the following values and transitions are tested:

Input ports

```
X -> 0
0 -> 1
```

· Bidirectional ports as inputs

```
X -> 0
0 -> 1
```

Two-state output ports

```
X -> 0
0 -> 1
```

Three-state output ports and bidirectional ports as outputs

```
Z -> 0
0 -> 1
```

To also test all value transitions, set the following variables:

```
dc_shell> set_app_var test_bsd_input_ac_parametrics true
dc_shell> set_app_var test_bsd_new_output_parametrics true
```

In this case, the following values and transitions are tested (with the new transitions highlighted):

- · Input ports
 - X -> 0
 - 0 -> 1 1 -> 0
- · Bidirectional ports as inputs
 - X -> 0
 - 0 -> 1
 - 1 -> 0
- Two-state output ports
 - x -> 0
 - 0 -> 1
 - 1 -> 0
 - x -> 1
- · Three-state output ports and bidirectional ports as outputs
 - z -> 0
 - 0 -> 1
 - 1 -> 0
 - z -> 1

See Also

 SolvNet article 900952, "Testing All Port Value Transitions in Boundary-Scan DC Parametric Test Patterns" for more information on the port value behaviors, including waveform diagrams