# DFTMAX<sup>™</sup> Boundary Scan User Guide

Version O-2018.06, June 2018

SYNOPSYS®

### **Copyright Notice and Proprietary Information**

©2018 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

#### Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### **Trademarks**

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at http://www.synopsys.com/Company/Pages/Trademarks.aspx.

All other product or company names may be trademarks of their respective owners.

### Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

### **Third-Party Links**

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. 690 E. Middlefield Road Mountain View, CA 94043 www.synopsys.com

### Copyright Notice for the Command-Line Editing Feature

© 1992, 1993 The Regents of the University of California. All rights reserved. This code is derived from software contributed to Berkeley by Christos Zoulas of Cornell University.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- 1.Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- 2.Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
- 3.All advertising materials mentioning features or use of this software must display the following acknowledgement:

This product includes software developed by the University of California, Berkeley and its contributors.

4. Neither the name of the University nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

### Copyright Notice for the Line-Editing Library

© 1992 Simmule Turner and Rich Salz. All rights reserved.

This software is not subject to any license of the American Telephone and Telegraph Company or of the Regents of the University of California.

Permission is granted to anyone to use this software for any purpose on any computer system, and to alter it and redistribute it freely, subject to the following restrictions:

- 1. The authors are not responsible for the consequences of use of this software, no matter how awful, even if they arise from flaws in it.
- 2.The origin of this software must not be misrepresented, either by explicit claim or by omission. Since few users ever read sources, credits must appear in the documentation.
- 3.Altered versions must be plainly marked as such, and must not be misrepresented as being the original software. Since few users ever read sources, credits must appear in the documentation.
- 4. This notice may not be removed or altered.

	About This Guide	xii
	Customer Support	χv
1.	Introduction to DFTMAX Boundary Scan	
	DFTMAX Boundary-Scan Features and Benefits	1-2
	Using the Boundary-Scan Design Flow	1-3
	Using the Boundary-Scan Verification Flow	1-8 1-12
2.	Inserting Boundary-Scan Components	
	Design Flow for Inserting Boundary-Scan Components	2-3
	Setting Up the Design Environment	2-4
	Defining the Boundary-Scan Registers.  Using Predefined Boundary-Scan Registers  Identifying Linkage Ports  Identifying Clock Signals  Specifying Custom BSR Segments Pad Cells  BSR Segment Pad Cell Examples  Defining Multiple BSR Cells Using the \$bsr_segment\$ Parameter  Netlist and Script Examples  Specifying Integrated Boundary-Scan Functionality	2-5 2-5 2-6 2-6 2-8 2-11 2-20 2-22 2-26
	Ordering the Boundary-Scan Registers	2-28
	Setting Boundary-Scan Specifications	2-28

	Defining IEEE Std 1149.1 Test Access Ports (TAPs)	2-28
	Specifying Hookup Pins for Test Access Ports (TAPs)	2-30
	Setting Boundary-Scan Test Port Attributes	2-30
	Reporting Boundary-Scan Test Port Attributes	2-31
	Removing Boundary-Scan Test Port Attributes	2-31
	Selecting the Boundary-Scan Configuration	2-31
	Specifying a Location for the Boundary-Scan Logic	2-33
	Selecting the TAP Controller Reset Configuration	2-34
	Initializing the TAP With Asynchronous Reset Using TRST	2-35
	Initializing the TAP With Asynchronous Reset Using a PUR Cell	2-35
	Initializing the TAP With Asynchronous Reset Using PUR and TRST	2-38
	Initializing the TAP With Synchronous Reset Using TMS	2-39
	Configuring the Device Identification Register	2-39
	USERCODE and Flexible IDCODE Support	2-40
	Implementing Standard Instructions	2-43
	Implementing the IEEE Std 1149.1 Instructions	2-46
	Implementing IEEE Std 1149.6-2003 Instructions	2-48
	Specifying Instruction Opcode Encodings	2-49
	Writing the STIL Procedure File for Instructions	2-49
	Implementing User-Defined Instructions	2-50
	Defining a User-Defined Test Data Register	2-50
	Configuring a Test Data Register Reset Signal	2-54
	Defining a User-Defined Instruction	2-55
	Implementing User Instructions With HIGHZ Behavior	2-57
	Connecting Design Pins to TAP Logic	2-57
	Asserting Design Pins By TAP Controller State	2-58
	Asserting Design Pins By Boundary-Scan Instruction	2-59
	Implementing Scan-Through-TAP	2-61
	Specifying the Scan-Through-TAP Register	2-62
	Specifying the Scan-Through-TAP Instruction	2-64
	Writing the STIL Procedure File for Scan-Through-TAP	2-64
	Implementing a User Test Data Register Controlled by TAP	2-64
	Inserting Scan on Core Logic	2-65
Rec	ducing the Number of Control Cells	2-65
Imp	lementing the Short BSR Chain	2-65
	Associating Short-BSR-Chains With User Instructions	2-67
	Short BSR Chain Instructions and EXTEST Instructions	2-69
	Conditioning for Excluded BSR Cells	2-69
	Previewing Short BSR Chain Instructions	2-69
	Treviewing offort bory offairt instructions	2-09

3.

Compliance Checking of Short BSR Chain Instructions	2-69 2-70 2-70 2-70
Previewing the Boundary-Scan Design	2-71
Generating the Boundary-Scan Design	2-72 2-75
Writing a Final Gate-Level Netlist	2-76
Reading the RTL or Gate-Level Netlist	2-76 2-76 2-78 2-78 2-79 2-80
Specifying Complex Pad Designs	2-80 2-87 2-88
Validating Soft-Macro DFT Design Specifications	2-93
The Boundary-Scan RTL Generation Flow Introduction Using the RTL Generation Flow. Input RTL for the Pad I/O Ring and Core Logic Representing Core Logic With a Black-Box Module Representing Core Logic With a Full RTL or Netlist Module Output RTL for the Boundary-Scan Generated Design Reading In the Boundary-Scan Design RTL Verifying the RTL Boundary-Scan Design RTL Generation Script Example With Black-Box Core RTL Generation Script Example With Full RTL Core Model VCS Simulation Script Example Limitations	2-95 2-97 2-98 2-100 2-100 2-102 2-103 2-103 2-104 2-105 2-105
Inserting Boundary-Scan Components for IEEE Std 1149.6-2003	
Boundary-Scan Commands and Variables	3-3 3-3

	set_bsd_configuration	3-3
	set_attribute	3-4
	set_bsd_ac_port	3-4 3-4
	define_dft_design	3- <del>4</del> 3-6
	set_boundary_cell	3-7
	IEEE Std 1149.6 Architecture	3-8
	IEEE Std 1149.6 Preview Specifications	3-12
	IEEE Std 1149.6 Synthesis Specifications	3-12
	BSDL Generation Specifications	3-13
	BSD Pattern Generation Specifications for IEEE Std 1149.6	3-14
	Limitations	3-15
	Example Scripts for an IEEE Std 1149.6 Design	3-15
4.	Verifying the Boundary-Scan Design	
	Design Flow for Verifying a Boundary-Scan Design	4-2
	Preparing for Compliance Checking	4-3
	Reading the Netlist for Your Design With Boundary Scan	4-4
	Enabling the Boundary-Scan Feature	4-4
	Verifying IEEE Std 1149.1 Test Access Ports	4-4
	Identifying Test Access Ports	4-4 4-6
	Identify Linkage Ports	4-6
	Compliance-Enable Patterns	4-6
	Compliance-Enable Port Example	4-7
	Removing Definitions of Compliance-Enable Ports	4-8
	Checking IEEE Std 1149.1 Compliance	4-8
	Using the check_bsd Command	4-9
	Resolving Compliance Violations	4-11
	Downgrading Errors To Warning Status	4-11
	Preparing to Debug Your Design	4-14
	Troubleshooting Problems in Your Design	4-14
	Troubleshooting Using preview_dft	4-15 4-15

	Troubleshooting Using check_bsd	4-1 4-1
	Setting Assumed Values on Design Pins	4-1
	Generating SDC Constraints for Boundary-Scan Logic	4-1 4-1 4-2 4-2
5.	Generating BSDL and BSD Patterns	
	Creating Test Patterns  Generating Test Patterns  Writing STIL and Other Pattern Files  Initializing Configuration Registers in the Test Program  Initializing User-Defined Test Data Registers  Using a Custom test_setup Initialization Procedure  Configuration Registers With Boundary-Scan Reset Connections  Limitations	5 5 5 5 5 5
	Providing Additional Settling Time After Update-DR for Slow Pads	5-
	Preparing for BSDL Generation  Reading the Port-to-Pin Mapping File  Purpose of the Port-to-Pin Mapping File  Creating the Port-to-Pin Mapping File  Verifying the BSD Configuration and Specification  Removing BSD Specifications	5-1 5-1 5-1 5-1 5-1
	Generating Your BSDL File  Performing Naming Checks  Defining the Bused Ports	5-1 5-1 5-1
	Generating BSDL and BSD Patterns for Multiple Packages	5-1
	Generating BSDL and Test Patterns After BSD Insertion	5-1
	BSDL-Based Test Pattern Generation	5-2 5-2 5-2 5-2
	Checking for Syntax and Semantic Errors in the BSDL File	5-2 5-2

Contents ix

	Example Script for Test Pattern Generation Using a Netlist and BDSL File Example Script for Test Pattern Generation From Only a BSDL File
	Fault Grading BSD Patterns With TetraMAX  Formatting BSD Test Vectors in WGL_serial
	Simulating BSD Patterns With VCS
Αp	pendix A. Custom Boundary-Scan Design
	Defining Custom Boundary-Scan Components  Using Custom BSR Cells  Using a Custom TAP Controller
	Customizing the Boundary-Scan Register
	Ordering the Boundary-Scan Register With the set_scan_path Command
Αp	pendix B. Setting Timing Attributes
	Global Timing Attributes
	Setting Global Timing Attributes  test_default_period  test_bsd_default_delay  test_bsd_default_bidir_delay  test_bsd_default_strobe  test_bsd_default_strobe_width
	Inferring Timing Attributes
	Default Test Timing Information
	set_dft_signal Default Clock Timing
	INIGIDIOACG I IIDTI IOD DOJIGII LAGIIIDID

Contents x

### Preface

This preface includes the following sections:

- About This Guide
- Customer Support

### **About This Guide**

The *DFTMAX Boundary Scan User Guide* describes usage and methodology scripts for the boundary-scan feature provided by the DFTMAX tool.

This feature is the boundary-scan automation component of the 1-Pass test suite. The DFTMAX tool generates your boundary-scan logic for IEEE Std 1149.1 and IEEE Std 1149.6. It verifies that the logic conforms to IEEE Std 1149.1 and generates a Boundary-Scan Description Language (BSDL) file and test vectors for the design. It generates a BSDL file and test vectors for IEEE Std 1149.6.

### **Audience**

The primary readers of the *DFTMAX Boundary Scan User Guide* are ASIC design engineers who implement boundary-scan logic and who are already familiar with the Design Compiler tool.

A secondary audience is manufacturing engineers who develop tests for boards that include these boundary-scan devices.

### **Related Publications**

For additional information about the DFTMAX tool, see the documentation on the Synopsys SolvNet<sup>®</sup> online support site at the following address:

https://solvnet.synopsys.com/DocsOnWeb

You might also want to see the documentation for the following related Synopsys products:

- Design Compiler<sup>®</sup>
- TetraMAX<sup>®</sup>
- VCS<sup>®</sup>

These documents supply additional information:

- DFTMAX Boundary Scan Reference Manual
- Supplement to IEEE Std 1149.1b-1994, IEEE Standard Test Access Port and Boundary-Scan Architecture
- IEEE Std 1149.1a-1993 Standard Test Access Port and Boundary-Scan Architecture

- IEEE Std 1149.1-2001 Standard Test Access Port and Boundary-Scan Architecture
- IEEE Std 1149.6-2003 Standard for Boundary-Scan Testing of Advanced Digital Networks

### **Release Notes**

Information about new features, changes, enhancements, known limitations, and resolved Synopsys Technical Action Requests (STARs) is available in the *DFTMAX Design-For-Test Release Notes* in SolvNet.

To see the DFTMAX Design-For-Test Release Notes,

- Go to the Download Center on SolvNet located at the following address: https://solvnet.synopsys.com/DownloadCenter
- 2. Select "DFT Compiler (Synthesis)," and then select a release in the list that appears.

### **Conventions**

The following conventions are used in Synopsys documentation.

Convention	Description
Courier	Indicates syntax, such as write_file.
Courier italic	Indicates a user-defined value in syntax, such as write_file design_list.
Courier bold	Indicates user input—text you type verbatim—in examples, such as
	<pre>prompt&gt; write_file top</pre>
[]	Denotes optional arguments in syntax, such as write_file [-format fmt]
	Indicates that arguments can be repeated as many times as needed, such as pin1 pin2 pinN
I	Indicates a choice among alternatives, such as low   medium   high
Ctrl+C	Indicates a keyboard combination, such as holding down the Ctrl key and pressing C.
1	Indicates a continuation of a command line.
I	Indicates levels of directory structure.
Edit > Copy	Indicates a path to a menu command, such as opening the Edit menu and choosing Copy.

### **Customer Support**

Customer support is available through SolvNet online customer support and through contacting the Synopsys Technical Support Center.

### **Accessing SolvNet**

The SolvNet site includes a knowledge base of technical articles and answers to frequently asked questions about Synopsys tools. The SolvNet site also gives you access to a wide range of Synopsys online services including software downloads, documentation, and technical support.

To access the SolvNet site, go to the following address:

https://solvnet.synopsys.com

If prompted, enter your user name and password. If you do not have a Synopsys user name and password, follow the instructions to sign up for an account.

If you need help using the SolvNet site, click HELP in the top-right menu bar.

### **Contacting the Synopsys Technical Support Center**

If you have problems, questions, or suggestions, you can contact the Synopsys Technical Support Center in the following ways:

- Open a support case to your local support center online by signing in to the SolvNet site at https://solvnet.synopsys.com, clicking Support, and then clicking "Open A Support Case."
- Send an e-mail message to your local support center.
  - E-mail support\_center@synopsys.com from within North America.
  - Find other local support center e-mail addresses at https://www.synopsys.com/support/global-support-centers.html
- Telephone your local support center.
  - o Call (800) 245-8005 from within North America.
  - Find other local support center telephone numbers at https://www.synopsys.com/support/global-support-centers.html

1

### Introduction to DFTMAX Boundary Scan

This chapter introduces the DFTMAX boundary-scan design and verification flow.

This chapter includes the following sections:

- DFTMAX Boundary-Scan Features and Benefits
- Using the Boundary-Scan Design Flow
- Using the Boundary-Scan Verification Flow

### **DFTMAX Boundary-Scan Features and Benefits**

The DFTMAX tool supports the following features for the IEEE Std 1149.1:

- · Inserting boundary-scan components
- Verifying boundary-scan designs
- Compliance checking
- BSDL and pattern generation

The tool supports the following features for the IEEE Std 1149.6:

- Inserting boundary-scan components
- Verifying boundary-scan designs
- BSDL and pattern generation

The design resulting from verification can be synthesized with the core design, creating a unified design. You can generate functional, leakage, and DC parametric test vectors for your boundary-scan design. You can invoke DFTMAX boundary-scan commands from the dc shell command line or in the Design Vision command window.

The tool allows you to generate your boundary-scan design, specify boundary-scan components and preview them before you synthesize the design. No separate synthesis of boundary-scan components of BSD mode logic is required because synthesis occurs automatically when you insert the boundary-scan logic.

The compliance checker ensures that your design complies with IEEE Std 1149.1 and prepares your design for BSDL generation, functional testbench generation, and pattern generation. In the process of ensuring design compliance, the compliance checker identifies functional components of the design that violate the standard.

The BSDL generator provides an easy-to-read BSDL description that describes the organization of the boundary-scan logic and specifies the implemented boundary-scan instructions.

The tool provides the following features and benefits:

- · Allows the synthesis of boundary scan design with the core design
- Reduces the need for extensive simulation to verify that the design conforms to IEEE Std 1149.1
- Provides an easy-to-use interface for verifying the boundary-scan logic in the Synopsys environment

- Provides verification that supports any boundary-scan design; you can infer instructions, check for compliance, and generate patterns and BSDL file for designs that already incorporate boundary-scan logic and those that were not inserted by the tool and complies with IEEE Std 1149.1
- Supports IEEE Std 1149.6 logic insertion and BSDL and test vectors for the logic
- Supports both synchronous and asynchronous boundary-scan implementations
- Supports user-defined test data registers and user-defined instructions
- Supports user-defined boundary-scan register cells and TAP controller
- Supports customizing the implementation of the boundary-scan register
- Supports user-defined soft macro pad cells
- Supports linkage ports for analog ports, power ports, ground ports, or ports driven by a black-box cell
- Supports differential I/O pad cells
- Extracts boundary-scan information from designs that include an internal scan chain in any of the scan styles supported by the DFTMAX tool
- Generates the BSDL output file in an easy-to-read and ready-to-use format
- Enables the generation of boundary-scan test vectors

### **Using the Boundary-Scan Design Flow**

By using the boundary-scan design flow provided in this section, you can generate a boundary-scan design, BSDL description for the design and patterns, boundary scan test vectors for IEEE Std 1149.1 and IEEE Std 1149.6. You can also verify the design for compliance with IEEE Std 1149.1.

Figure 1-1 shows a typical boundary-scan design and verification flow, which uses the synthesis capabilities of the Design Compiler tool.




Figure 1-1 Typical Boundary-Scan Design and Verification Flow

The boundary-scan design flow with compliance checking in Figure 1-1 consists of the following steps:

- 1. Read the design netlist (RTL or gates) and logic libraries.
  - Define the interface for the core design.
  - Define pad cells for all inputs, outputs, and bidirectional ports on the top level of the design.
- 2. Set the boundary-scan design's specifications.
  - Enable the boundary-scan feature.
  - Select the required IEEE Std 1149.1 or 1149.6.

- Identify all boundary-scan test access ports and assign their attributes.
- Identify linkage ports.
- Specify the compliance-enable pattern.
- Define clock ports.
- Define the boundary-scan register configuration, and assign all boundary-scan register instructions.
- o Configure the device identification register and an optional user code capture value.
- Customize the boundary-scan register as needed.
- Select boundary-scan cells from default cell types or from your user-defined cell types.
- o (Optional) Read the pin map as a BSD specification.
- 3. Preview the boundary-scan circuitry.
- 4. Generate the boundary-scan circuitry.
- 5. Generate BSDL file, BSD functional, leakage, and DC parametric test vectors.
- 6. Write the BSD inserted gate-level netlist (optional).
- 7. Run the IEEE Std 1149.1 compliance checker.
- 8. Read the port-to-pin map file.
- 9. Generate BSDL file, BSD functional, leakage, and DC parametric test vectors.

Example 1-1 illustrates a standard design flow using the DFTMAX tool.

#### Example 1-1 Standard Boundary-Scan Insertion Script

```
set app var company
                              {Synopsys Inc}
set app var search path
                              [list "." $search path]
set app var target library [list class.db]
set app var synthetic library [list dw foundation.sldb]
set_app_var link_library
                              [concat "*" \
  $target library $synthetic library]
read file -format verilog my TOP.v
link
current design TOP
set dont touch UP CORE
# prevent DC to optimized the I/O pad cells
set dont touch U*
# enable boundary-scan insertion
set dft configuration -bsd enable -scan disable
set dft signal -view spec -type tdi -port tdi
set_dft_signal -view spec -type tdo -port tdo
set dft signal -view spec -type tck -port tck
set dft signal -view spec -type tms -port tms
set dft signal -view spec -type trst -port trst n -active state 0
# Define linkage ports, no BSR inserted on these ports
#set bsd linkage port -port list [list en]
# Define compliance enable ports, no BSR inserted for these ports
set bsd compliance -name pattern name 1 -pattern [list en 1]
# optional if BSR order is required
read pin map pin map.txt
set bsd configuration -default package my package
set bsd configuration -asynchronous reset true \
                      -ir width 4 \
                      -check pad designs all \
                      -style synchronous \
                      -instruction encoding binary
# To force BSRs on specific I/O pins using an I/O lib cell
\#define dft design -type PAD -design name my lib cell \setminus
       -interface {data in TA H enable TEN L port Z H} \
       -params {$pad type$ string tristate output \
         $lib cell$ string true}
# To force BSRs on specific I/O pins using a softmacro cell modeling
# the pin function of the I/O lib cell with structural Verilog using
# standard lib cell.
#define dft design -type PAD -design name my softmacro cell \
       -interface {data out ZI H data in A H enable EN \
         H port ZO H} \
       -params {$pad type$ string bidirectional $lib cell$ \
         string false}
# To modify default TCK timing
```

```
set app var test default period 100
set app var test bsd default strobe 95
set app var test bsd default strobe width 0
set app var test bsd default delay 0
set app var test bsd default bidir delay 0
# All clocks must be defined so BC 4 cells are used for them
create clock clk -period 100 -waveform [list 20 30]
# To override the default BSR for inputs.
# INTEST not supported for inputs with BC 4 cells (1149.1)
set boundary cell -class bsd -type BC 4 -ports [list in0]
set bsd instruction -view spec [list EXTEST] -code [list 1010] \
     -register BOUNDARY
set bsd instruction -view spec [list BYPASS] -code [list 1111] \
     -register BYPASS
set bsd instruction -view spec [list HIGHZ] -code [list 0001] \
     -register BYPASS
# These two instructions can be merge by using the same op-code
set bsd instruction -view spec [list SAMPLE] -code [list 1100] \
     -register BOUNDARY
set bsd instruction -view spec [list PRELOAD] -code [list 1100] \
     -register BOUNDARY
set bsd instruction -view spec [list IDCODE] -code [list 1011] \
     -register DEVICE ID -capture value 32'h10002007
# USERCODE supported with the new DW tap uc component
set_bsd_instruction -view spec [list_USERCODE] -code [list 1101] \
     -capture value [list 4'b0001 16'b11111111100000000 12'h2ab ]
#set_bsd_instruction -view spec INTEST -input_clock_condition TCK \
     -code [list 0001] -output condition BSR
#set bsd instruction INTEST -code [list 0001] -input clock condition PI \
     -output condition HIGHZ
# Need to specify the waiting time for BSDL
# define user-defined instructions
set bsd instruction -view spec UDI1 -code [list 0011] -register BYPASS
# define Private instructions
set bsd instruction -view spec PRV1 -private -code [list 0111] \
     -register BOUNDARY
set bsd instruction -view spec PRV1 -private -code [list 0110] \
     -register BYPASS
# generate BSD reports
preview dft -bsd tap
preview dft -bsd cells
preview dft -bsd data registers
preview dft -bsd instructions
preview dft -script
preview dft -bsd all
insert \overline{d}ft
```

```
## write the BSD-inserted netlist
change_names -rules verilog -hierarchy
write -format ddc -output top_bsd.ddc -hier
write_bsdl -naming_check BSDL -output TOP.bsdl

## can write patterns after BSD insertion
create_bsd_patterns
write_test -format stil -output top_stil
write_test -format wgl_serial -output top_wgl_tb.wgl
write_test -format verilog -output top_verilog_tb.v
check_bsd -verbose
#check_bsd -verbose -infer_instructions true
## BSD patterns and BSDL file can be generated after compliance check
## using the same commands.
```

### **Using the Boundary-Scan Verification Flow**

Figure 1-2 shows a boundary-scan verification flow that does not use the synthesis capabilities of the DFTMAX tool. Boundary scan was already incorporated into the design before entering this verification flow.




Figure 1-2 Boundary-Scan Verification Flow

The boundary-scan verification flow in Figure 1-2 consists of the following steps:

- 1. Read the boundary-scan design's gate-level netlist and synthesis logic library.
- 2. Enable the boundary-scan feature.
- 3. Identify the test access ports that drive the IEEE Std 1149.1 test signals.
- 4. Identify linkage ports.
- 5. Set BSD compliance-enable patterns.
- 6. Define clock ports.
- 7. Specify implemented instructions.

8. Run the IEEE Std 1149.1 compliance checker.

Note:

If you want to specify the opcode manually, use the <code>check\_bsd-infer\_instructions</code> false command (the default). If you want the tool to automatically extract your design instruction's opcode, use <code>check\_bsd-infer\_instructions</code> true. To check compliance according to IEEE Std 1149.1a-1993 standards, use the <code>set\_bsd\_configuration-std</code> {ieee1149.1\_1993} enable command. By default, the <code>check\_bsd</code> command checks compliance against IEEE Std 1149.1-2001.

- 9. Generate BSD functional, leakage, and DC parametric test vectors.
- 10. Read the port-to-pin mapping file.
- 11. Generate your BSDL file.

For more information on the verification flow for your design, see Chapter 4, "Verifying the Boundary-Scan Design."

Example 1-2 illustrates a standard verification flow using the DFTMAX tool.

### Example 1-2 Standard Boundary-Scan Verification Script

```
set company {Synopsys Inc}
set search path {"." $search path}
set target_library "class.db"
set synthetic_library {dw_foundation.sldb}
set link_library [concat "*" $target_library
$synthetic library]
## BSD-inserted design
read file -format verilog TOP_bsd.v
#read file -format ddc TOP xgbsd.ddc
link
current design TOP
## Boundary-scan option enable
set dft configuration -bsd enable -scan disable
## specify TAP ports
set dft signal -view existing dft -type TDI -port tdi
set_dft_signal -view existing_dft -type TDO -port tdo
set dft signal -view existing dft -type TCK -port tck -timing
set dft signal -view existing dft -type TMS -port tms
set dft signal -view existing dft -type TRST -port trst n -active state 0
## To specify tck timing for the patterns file
#set_app_var test default period 100
#set dft signal -view existing dft -type TCK -port tck -timing {45 55}
```

```
## specify system clocks
create clock clk -period 50 -waveform {15 35}
## specify implemented instructions
set bsd instruction {EXTEST} -code {1100} -register BOUNDARY \
    -view existing dft
set bsd instruction {SAMPLE} -code {1110} -register BOUNDARY \
    -view existing dft
set bsd instruction {PRELOAD} -code {1110} -register BOUNDARY \
    -view existing dft
set bsd instruction {BYPASS} -code {1111} -register BYPASS \
    -view existing dft
## specify implemented user instructions
set bsd instruction {UDI 1} -code {1001} -register BYPASS \
    -view existing dft
set bsd instruction {UDI 2} -code {1011} -register BOUNDARY \
    -view existing dft
## specify implemented private instruction
set bsd instruction -private {PDI 1} -code {0001} -register BYPASS \
    -view existing dft
set bsd instruction -private {PDI 2} -code {0010} -register BOUNDARY \
    -view existing dft
## specify implemented optional IDCODE and USERCODE instructions
set bsd instruction {IDCODE} -code {1010} \
     -capture value {32'b100000010001110101111000011110111} -register \
     DEVICE ID -view existing dft
set bsd instruction {USERCODE} -code {1101} \
    -capture value {32'b00011100111110000000010101010010} -register \
    DEVICE ID -view existing dft
## set compliance enable patterns
set bsd compliance -name pat1 -pattern {tm 1}
## specify linkage ports
set bsd linkage port -port list {in0}
## check for compliance to the 1149.1, and infer the instructions
#check bsd -verbose -infer instructions true
check bsd -verbose
## For BSDL full design package
read pin map pin map1.txt
set bsd configuration -default package my package1
write bsdl -naming check BSDL -output TOP xgpkgl.bsdl
## uncomment to generate patterns for private instructions
#set app var test bsd make private instructions public true
```

```
## generating BSD patterns
create bsd patterns
write test -format stil
## generating wgl serial patterns pck1 and verilog patterns
write test -format wgl serial
write test -format verilog
## For BSDL reduced package with No connect ports (NC)
read pin map pin map2.txt
set bsd configuration -default package my package2
write bsdl -naming check BSDL -output TOP xgpkg2.bsdl
## generating BSD patterns
create bsd patterns
write test -format stil -output TOP stil 2 tb
## generating wgl serial patterns pck2
write test -format wgl serial -output TOP wgl serial pkg2
write test -format verilog -output TOP verilog pkg2
exit.
```

### **Using the -view Option**

Use the <code>set\_dft\_signal -view spec</code> command when you plan to use the tool to insert your boundary-scan logic. If you already have boundary-scan logic inserted and are merely trying to identify your TAP ports for the verification flow, see the <code>set\_dft\_signal -view existing\_dft</code> command in "Defining IEEE Std 1149.1 Test Access Ports (TAPs)" on page 2-28.

## 2

### Inserting Boundary-Scan Components

This chapter describes how to insert boundary-scan components into your top-level design, which includes setting your boundary-scan specifications, previewing the scan logic, and generating the boundary scan design, and generating and writing out test patterns.

This chapter includes the following sections:


- Design Flow for Inserting Boundary-Scan Components
- · Setting Up the Design Environment
- Defining the Boundary-Scan Registers
- Ordering the Boundary-Scan Registers
- Setting Boundary-Scan Specifications
- Reducing the Number of Control Cells
- Implementing the Short BSR Chain
- Previewing the Boundary-Scan Design
- Generating the Boundary-Scan Design
- Writing a Final Gate-Level Netlist
- Reading the RTL or Gate-Level Netlist
- Specifying Complex Pad Designs

- Validating Soft-Macro DFT Design Specifications
- The Boundary-Scan RTL Generation Flow

### **Design Flow for Inserting Boundary-Scan Components**

The design flow for inserting boundary-scan components is shown in Figure 2-1.

Figure 2-1 Design Flow for Inserting Boundary-Scan Components



Insert boundary-scan components by using the following design flow:

- 1. Read logic library. See "Setting Up the Design Environment" on page 2-4.
- 2. Generate BSDL file, BSD functional, leakage, and DC parametric test vectors.

- 3. Write the BSD inserted gate-level netlist (optional).
- 4. Read the design's RTL or gate-level netlist. See "Reading the RTL or Gate-Level Netlist" on page 2-76.
- 5. Set boundary-scan specifications. See "Setting Boundary-Scan Specifications" on page 2-28.
- 6. If boundary-scan cell order is required, read the pin map as a BSD specification (optional).
- 7. Preview the boundary-scan design. See "Previewing the Boundary-Scan Design" on page 2-71.
- 8. Generate a new design including boundary scan. See "Generating the Boundary-Scan Design" on page 2-72.

### **Setting Up the Design Environment**

Use the following Synopsys system variables to define the key parameters of your design environment:

```
search_path — A list of alternate directory names to search to find the link_library, target library, and design files.
```

target\_library - Usually the same as your link library, unless you are translating a design between technologies.

<code>link\_library</code> – The ASIC vendor libraries where your pad cells and core cells are initially represented. You should also include your DesignWare library in this variable definition.

#### Note:

To learn more about library variables and search paths, see the Design Compiler documentation.

The following commands illustrate this:

```
dc_shell> set search_path {. $search_path}
dc_shell> set target_library asic_vendor.db
dc_shell> set synthetic_library {dw_foundation.sldb}
dc_shell> set link_library [concat * $target_library $synthetic_library]
```

### **Defining the Boundary-Scan Registers**

You can use the predefined boundary-scan register designs provided by the tool, or you can specify your own. You can also define ports that should be excluded from the boundary-scan register. These topics are covered in the following sections:

- Using Predefined Boundary-Scan Registers
- Identifying Linkage Ports
- Identifying Clock Signals
- Specifying Custom BSR Segments Pad Cells
- Specifying Integrated Boundary-Scan Functionality

### **Using Predefined Boundary-Scan Registers**

The tool provides the following predefined boundary-scan register designs that you can use in your designs:

- BC\_1
- BC 2
- BC 4
- BC 7

For more information on these boundary-scan cell types, see the "Boundary-Scan Cells" section in Chapter 1, "Boundary-Scan Concepts for IEEE Std 1149.1," in the *DFTMAX Boundary Scan Reference Manual*.

By default, the tool uses these boundary-scan cell designs to implement the boundary-scan register. Table 2-1 shows how the designs are selected.

Table 2-1 Default Boundary-Scan Register Designs by Port Type

Type of design port	Default boundary-scan register design
Clock input port	BC_4
Data input port	BC_2
2-value output port	BC_1

Table 2-1 Default Boundary-Scan Register Designs by Port Type (Continued)

Type of design port	Default boundary-scan register design
Tristate output port	BC_1 for data, BC_2 for control
Bidirectional output port	BC_7 for data, BC_2 for control

To explicitly specify the boundary-scan register design for a particular port, use the set boundary cell command. For example,

```
dc shell> set boundary cell -class bsd -type BC 1 -ports DATA OUT
```

To specify separate boundary-scan elements for the input, output, or control signals of a complex pad cell, use the <code>-function</code> option. For example,

### **Identifying Linkage Ports**

You can avoid putting boundary-scan cells on some ports in your design by using the <code>set\_bsd\_linkage\_port</code> command. This command identifies the ports of the current design to be considered as linkage ports. Such ports might be analog, power or ground, or any driven by a black-box cell that you do not want to consider for boundary-scan insertion and compliance checking. The linkage ports are listed as linkage bits in the BSDL. The syntax of the command is

```
set_bsd_linkage_port -port_list {list_of_ports}
For example,
dc_shell> set_bsd_linkage_port -port_list {DEBUG[1] DEBUG[0]}
```

### **Identifying Clock Signals**

To better optimize your design, you should specify clock ports. Clock ports, unlike other boundary-scan ports, should use observe-only boundary-scan cells, such as a BC\_4 cell. These clock ports control timing for internal logic, such as functional logic or user-defined test data registers. Board-level testing should have no control over their operation.

To define clock signals for timing analysis, use the create clock command. For example,

```
dc_shell> create_clock -period 4 -waveform {0 2} SYSTEM_CLK
dc shell> create clock -period 100 -waveform {45 55} TCK
```

Define functional and/or test clocks as needed for timing analysis of the design. For more information about the create clock command, see the *Design Compiler User Guide*.

To define clock signals for test insertion or analysis, use the <code>set\_dft\_signal</code> command. For example,

Timing waveform specifications are required for scan clocks but optional for TCK. The default for TCK is a return-to-zero clock that rises at 45ns and falls at 55ns. To define a different waveform, use the <code>-timing</code> option and provide the rising-edge and falling-edge arrival times:

```
dc shell> set_dft_signal -view spec -type TCK -port TCK -timing {40 60}
```

To define a return-to-one clock, provide the trailing rising-edge time followed by the leading falling-edge time:

```
dc shell> set_dft_signal -view spec -type TCK -port TCK -timing {55 45}
```

The default test period is 100ns. To change it, set the test default period variable:

```
dc_shell> set_app_var test_default_period 50
dc shell> set_dft_signal -view spec -type TCK -port TCK -timing {20 30}
```

For information on additional timing attributes, such as strobe time and data delay attributes, see Appendix B, "Setting Timing Attributes."

Timing and test clock specifications are independent; timing clocks do not affect test analysis and test clocks do not affect timing analysis. However, the tool uses an observe-only boundary-scan cell for any port defined as either a timing clock or a test clock.

### **Specifying Custom BSR Segments Pad Cells**

Use the <code>define\_dft\_design -interface</code> command to specify the signal types for pad cells, pad cells with test receivers (RX), and boundary-scan register (BSR) segments. The signal types listed in Table 2-2 support pads, pad with test receivers, and BSR segments.

Table 2-2 Interface Signal Types That Support BSR Segment Pad Cells

Signal type	Polarity	Definition
ac_init_clk	high	Signal common to all test receivers used to load the hysteretic memory
ac_init_clk	low	Signal common to all test receivers used to load the hysteretic memory with inverted polarity
ac_mode	high	AC_1/AC_2 cell AC mode signal
ac_mode	low	AC_1/AC_2 cell AC mode with inverted polarity
ac_test	high	AC_1/AC_2 cell AC test signal
ac_test	low	AC_1/AC_2 cell AC test signal with inverted polarity
capture_clk	high	BSR cell capture stage clock
capture_clk	low	BSR cell capture stage clock with inverted polarity
capture_en	high	BSR cell capture stage load enable for synchronous style with inverted polarity
capture_en	low	BSR cell capture stage load enable for synchronous style with inverted polarity
highz	high	Highz pin for the BSR cells within the pad and BC_7 mode_3
highz	low	Highz pin for the BSR cells within the pad with inverted polarity and BC_7 mode 3
mode_in	high	Input BC_1/BC_2 cell mode
mode_in	low	Input BC_1/BC_2 cell mode with inverted polarity
mode_out	high	Output BC_1/BC_2/AC_1/AC_2 cell mode

Table 2-2 Interface Signal Types That Support BSR Segment Pad Cells (Continued)

Signal type	Polarity	Definition
mode_out	low	Output BC_1/BC_2/AC_1/AC_2 cell mode with inverted polarity
mode1_inout	high	BC_7 cell mode1
mode1_inout	low	BC_7 cell mode1 with inverted polarity
mode2_inout	high	BC_7 cell mode2
mode2_inout	low	BC_7 cell mode2 with inverted polarity
shift_dr	high	BSR cell serial data enable
shift_dr	low	BSR cell serial data enable with inverted polarity
si	high	BSR cell serial data in
si	low	BSR cell serial data in with inverted polarity
so	high	BSR cell serial data out
so	low	BSR cell serial data out with inverted polarity
update_clk	high	BSR cell update stage clock
update_clk	low	BSR cell update stage clock with inverted polarity
update_en	high	BSR cell update stage load enable for synchronous style
update_en	low	BSR cell update stage load enable for synchronous style with inverted polarity
port	high	Port associated to pad, excluded for pad type hybrid interface
port	low	Port inverted associated to pad, excluded for pad type hybrid interface

A boundary-scan cell and a pad cell can be physically bound in a single design module to form a BSR segment. The tool can automatically stitch this BSR segment to the top-level BSR chain. Use the  $define_dft_design_params$  params parameter to describe the BSR segment.

### The syntax is

where bsr spec<n> are BSR specifications for different segments, as follows:

```
pos bsr type pi po safe val/dis rslt cntrl bsr pos
```

- pos: Identifies the position of the BSR cell within the pad cell BSR cell segment.
- bsr\_type: Specifies the BSR cell type. Valid cells types are: BC\_1, BC\_2, BC\_4, BC\_7, AC\_1, AC\_2, AC\_SelX, AC\_SelU.
- pi: Specifies the primary input of the BSR cell in the BSR segment. Since the primary input of the boundary cell in a segment is internal, use the pin input of the pad cell as the bsr\_spec<n>. If no primary input exists in the BSR-segment design, specify "-" for this value.
- po: Specifies the primary output of the BSR cell in the BSR segment. Since the primary output of the boundary cell in a segment is internal, use the pin output of the pad cell as the bsr\_spec<n>. If no primary output exists in the BSR-segment design, specify "-" for this value.
- safe\_val/dis\_rslt: For input and two-state output BSR cells, specifies the safe value of the BSR cell. For tristate or bidirectional BSR cells, specifies the disable result of the port when the associated control BSR cell is in safe state. Allowed values are 0 1 X Z.
- cntrl\_bsr\_pos: Specifies the position of the control BSR cell associated with this BSR cell. If there is no control BSR cell, specify "-" for this value.

#### Note:

If the <code>\$bsr\_segment\$</code> parameter is not used for a BSR segment pad cell, the tool adds BSR cells to the design for the pad cell during synthesis and the embedded BSR cells are not included in the generated BSDL or patterns. An IEEE Std 1149.1 BSR segment is validated only with the <code>check\_bsd</code> command. However, an IEEE Std 1149.1 BSR segment can be validated by simulation after the <code>insert dft</code> patterns are generated.

The \$bsr\_segment\$ parameter supports bus notation on pin names. The tool expands BSR segments that use bus notations within their specifications. The order of expanded BSR cells is the same as the order of specified BSR specifications.

The following example describes a 32-bit two-state output pad with embedded BSR cells.

The following example describes a 32-bit output pad with the first 16 bits supporting two-state output ports and the next16 bits supporting tristate output ports with a single control BSR cell.

## **BSR Segment Pad Cell Examples**

The examples of this section present various pad cell designs in which the BSR cells associated with the pads are embedded inside the pad cells. All BSR cells embedded in the pads are connected together to form a BSR chain segment. All other interface signals of BSR cells are brought up to the pad cell interface.

The following examples are simple BSR embedded pad designs assumed to use asynchronous-style BSR cells.

Figure 2-2 and the following example script show an input pad cell with an embedded control-and-observe BSR cell.

```
define_dft_design -design_name in_pad1 -type PAD \
    -interface {port pi h data_out po h si \
        si h so so h capture_clk cclk h update_clk \
        uclk h mode_in mode2 h} \
    -params {$pad_type$ string input $bsr_segment$ \
        list string "0 BC 2 pi po X -" $end list$}
```

Figure 2-2 Input Pad Cell




Figure 2-3 and the following script show an input pad cell with an observe-only BSR cell.

```
define_dft_design -design_name in_pad2 -type PAD \
    -interface {port pi h data_out po h si \
        si h so so h capture_clk cclk h} \
        -params {$pad_type$ string input $bsr_segment$ \
        list string "0 BC 4 pi - X -" end list$}
```

Figure 2-3 Input Pad Cell With Observe-Only BSR Cell




Figure 2-4 and the following script show an output pad cell.

```
define_dft_design -design_name out_pad1 -type PAD \
    -interface {data_in pi h port po h si \
        si h so so h capture_clk cclk h update_clk \
        uclk h mode_out mode1 h} \
    -params {$pad_type$ string output $bsr_segment$ \
        list string "O BC 1 pi po X -" $end list$}
```

Figure 2-4 Two-State Output Pad Cell




Figure 2-5 and the following script show a tristate output pad cell with control and data BSR cells.

```
define_dft_design -design_name out_pad2 -type PAD \
    -interface {data_in pi h port po h enable en h si \
        si h so so h capture_clk cclk h update_clk \
        uclk h mode out mode1 h} \
```

```
-params {$pad_type$ string tristate_output \
   $bsr_segment$ list string "0 BC_2 en po 1" \
   "1 BC 1 pi po Z 0 -" $end list$}
```

Figure 2-5 Tristate Output Pad Cell




Figure 2-6 and the following script show a bidirectional pad cell with control and BC\_7 BSR cells.

```
define_dft_design -design_name bidi_pad1 -type PAD \
    -interface {data_in pi h data_out po2 h port po h \
        enable en h si si h so so h capture_clk cclk \
        h update_clk uclk h mode1_inout mode 1 h \
        mode2_inout mode2 h}
    -params {$pad_type$ string bidirectional \
        $bsr_segment$ list string "0 BC_2 en po 1" \
        "1 BC_7 pi po Z 0 -" $end_list$}
```

Figure 2-6 Bidirectional Pad With BC\_7 Cell




Figure 2-7 and the following script show a bidirectional pad cell with control and separate input and output BSR cells.

```
define_dft_design -design_name bidi_pad2 -type PAD \
    -interface {data_in pi h data_out po2 h port po h \
        enable en h si si h so so h capture_clk cclk \
        h update_clk uclk h mode_out model h \
        mode_in mode2 h}
    -params {$pad_type$ string bidirectional \
        $bsr_segment$ list string "0 BC_2 en po 1" \
        "1 BC_1 pi po Z 0" "2 BC_2 po po2 X -" $end_list$}
```




Figure 2-7 Bidirectional Pad With Separate Input and Output BSR Cells

The following examples demonstrate complex BSR segment pad designs assumed to use synchronous-style BSR cells.

Figure 2-8 and the following script show an input differential pad cell that has an observe-only BSR cell for each leg of the pad to observe the test receiver and a control-and-observe BSR cell.

```
define_dft_design -design_name diff_pad1 -type PAD \
    -interface {port ppi h port_inverted npi h data_out \
        po h si si h so so h capture_clk cclk h capture_en cen h \
        update_clk uclk h update_en uen h mode_in mode2 h } \
        -params {$pad_type$ string input $differential$ string \
            true $bsr_segment$ list string "0 BC_4 ppi - X" \
        "1 BC_2 ppi po X" "2 BC_4 npi - X -" $end_list$}
```

Figure 2-8 Input Differential Pad Cell




Figure 2-9 and the following script show a tristate output pad cell that has a control BSR cell and AC BSR cells for data and ac/bc selection. Such pads are typically used in IEEE Std 1149.6 designs.

```
define_dft_design -design_name diff_pad2 -type PAD \
    -interface {port ppo h port npo 1 data_in \
        pi h enable en h si si h so so h capture_clk cclk h \
        capture_en cen h update_clk uclk h update_en uen h \
        mode_out mode1 h ac_test act h ac_mode acm h} \
        -params {$pad_type$ string output \
        $differential$ string true \
        $bsr_segment$ list string "0 BC_2 en ppo 1" \
        "1 AC 1 pi ppo Z 0" "2 AC SelU - ppo X -" $end list$}
```




Figure 2-9 Tristate Output Differential Pad Cell With AC BSR Cells

Figure 2-10 and the following script show a bidirectional differential pad cell that shows multiple BSR cells.

```
define_dft_design -design_name diff_pad2 -type PAD \
    -interface {port ppo h port npo 1 data_in \
        pi h data_out po2 h enable en h si si h so so h \
        capture_clk cclk h capture_en cen h update_clk uclk h \
        update_en uen h mode_out mode1 h mode_in mode2 ac_test act \
        h ac_mode acm h} \
        -params {$pad_type$ string bidirectional \
        $differential$ string true \
        $bsr_segment$ list string "0 BC_2 en ppo 1" \
        "1 AC_1 pi ppo Z 0" "2 AC_SelU - ppo X" \
        "3 BC_4 npo - X" "4 BC_2 ppo po2 X" \
        "5 BC_4 npo - X -" $end_list$}
```





Figure 2-10 Bidirectional Differential Pad Cell With AC BSR Cells

Figure 2-11 and the following two pad-design definition commands show a multibit differential input pad cell block with BSR cells associated with each bit of the pad cell.

```
define_dft_design -design_name diff_pad3 -type PAD \
   -interface {port ppi h port npi 1 data_out \
      po h si si h so so h \
      capture_clk cclk h capture_en cen h update_clk uclk h \
      update_en uen h mode_in mode2 h} \
   -params {$pad_type$ string input \
      $differential$ string true \
      $bsr_segment$ list string "0 BC_4 ppi[1:2] - X" \
      "1 BC_2 pp1[1:2] po[1:2] X" "2 BC_4 npi[1:2] - X -" $end_list$}
```

```
define_dft_design -design_name diff_pad3 -type PAD \
   -interface {port ppi h port npi 1 data_out \
      po h si si h so so h \
      capture_clk cclk h capture_en cen h update_clk uclk h \
      update_en uen h mode_in mode2 h} \
   -params {$pad_type$ string input \
      $differential$ string true \
      $bsr_segment$ list string "0 BC_4 ppi[1] - X" \
      "1 BC_2 ppi[1] po[1] X" "2 BC_4 npi[1] - X" \
      "3 BC_4 ppi[2] - X" "4 BC_2 ppi[2] po[2] X" \
      "5 BC 4 npi[2] - X -" $end list$}
```

Figure 2-11 Multibit Input Differential Pad Cell



### Defining Multiple BSR Cells Using the \$bsr segment\$ Parameter

You can use the \$bsr\_segment\$ parameter to define boundary-scan register (BSR) segments that contain an ordered set of multiple boundary-scan cells.

The BSR segments can be a set of discrete boundary-scan cells in a completed soft IP or hard IP design. They can also be used to define multiport, multipad, and multibit DFT designs:

- Multiport designs designs associated with multiple ports
- Multipad designs designs that contain pads associated with multiple ports
- Multibit designs designs with multiport or multipad constructs that use bus array ([0:3]) references

To define these pad designs, specify the hybrid pad type in the \$bsr\_segment\$ parameters list provided to the define\_dft\_design command. Also, to specify the multiple ports for multibit differential pad type hybrids such as Peripheral Component Interconnect Express (PCle) and Serialize/Deserialize (SerDes) pads, specify the \$diff\_port\_pairs\$ parameter in the list. The port information specified for each \$bsr\_segment\$ parameter is used to identify the port associated to the BSRs in the \$bsr\_segment\$ parameter descriptions.

Note that because you are describing existing logic that is already implemented, you must define the boundary-scan cells in the same order as they exist in the design.

Example 2-1 shows a script for a multiport \$bsr\_segment\$ parameter that uses the hybrid pad type with five ports associated to a BSR segment. Each port has its own BSR cell attached to the pad with the respective \$bsr\_segment\$ parameter specifications.

In this example, the <code>-interface</code> signals for the multiport specification include only the TAP FSM signals that are to be hooked up automatically to the top level BSR chain. The <code>-params</code> specification includes the pad type of <code>hybrid</code>, indicating that the design is a multiport BSR segment, followed by the <code>\$bsr\_segment\$</code> parameter specification for each pad associated to a port.

### Example 2-1 Script for a Multiport With a 5-Pads \$bsr\_segment\$

```
define_dft_design -design_name MY_BIP_DES -type PAD \
    -interface {\
        capture_clk capture_clk h \
        capture_en capture_en h \
        update_clk update_clk l \
        update_en update_en h \
        shift_dr shift_dr h \
        si si h \
        so so h \
        mode1_inout mode1 h \
        mode_in mode_in h \
```

```
mode_out mode_out h \
}\
-params {$pad_type$ string hybrid \
    $bsr_segment$ list string \
    "0 BC_1 bip_addr_[2] bip_addr[2] X -" \
    "1 BC_1 bip_addr_[1] bip_addr[1] X -" \
    "2 BC_1 bip_addr_[0] bip_addr[0] X -" \
    "3 BC_2 rstn rstn_ X -" \
    "4 BC_1 oen dinout 1 -" \
    "5 BC 7 data dinout Z 4" $end list$ }
```

Example 2-2 shows a script for a 4-bit multibit PCIe differential pad with the respective BSR segment attached to the differential SerDes of the pad. The <code>-interface</code> signals for the multiport specification include only the TAP FSM signals that are to be hooked up automatically to the top-level BSR chain. The <code>-params</code> specification includes the pad type option hybrid, indicating that the design is a multibit BSR segment, followed by the <code>\$bsr\_segment\$</code> parameter specification for each port bit. Note that the script uses <code>-param \$diff\_port\_pairs\$</code> to specify the ports associated to the SerDes differential pads of the differential PCIe pad. Each bit of the multibit has its own BSR segment associated to the differential port.

Example 2-2 Script for a 4-Bit Multibit Differential PCIe Bus Interface bsr segment

```
## 4 bit PCIe DIFF RX TX bsr segment
define dft design -type PAD \
  -design name DIFF RX TX PCIe \
-interface { \
                             tt si H \
               si
                            tt_so H \
               capture clk tt capture clk H \
               capture_en tt_capture_en H \
update_clk tt_update_clk H \
update_en tt_update_en H \
               highz tt_highz H \
shift_dr tt_shift_dr H \
mode_out tt_mode_o H \
               ac init clk tt ac init clk H \
               ac_mode tt_AC_Mode H \
ac_test tt_AC_test H } \
-params { $pad_type$ string hybrid $differential$ boolean true \
       $diff port pairs$ list string \
                "tt \overline{\text{diffrx}} in pos[0] tt diffrx in neg[0]" \
               "tt_diffrx_in_pos[3] tt_diffrx_in_neg[3]" \
"tt_diffrx_in_pos[2] tt_diffrx_in_neg[2]" \
"tt_diffrx_in_pos[3] tt_diffrx_in_neg[3]" \
                "tt difftx out pos[0] tt difftx out neg[0]" \
                "tt difftx out pos[1] tt difftx out neg[1]" \
                "tt difftx out pos[2] tt difftx out neg[2]" \
                "tt difftx out pos[3] tt difftx out neg[3]" \
                $end list$ \
       $bsr segment$ list string \
```

```
"0 BC 4 tt diffrx in pos[3] - X - "
"1 BC 4 tt diffrx in neg[3] - X -" \
"2 BC 1 tt difftx oe in[3] tt difftx out pos[3] 1 -" \setminus
"3 AC 1 tt difftx data in[3] tt difftx out pos[3] Z 2" \
"4 BC 4 tt diffrx in pos[2] - X -" \
"5 BC 4 tt diffrx in neg[2] - X -" \
"6 BC_1 tt_difftx_oe_in[2] tt_difftx_out_pos[2] 1 -" \
"7 AC 1 tt difftx data in[2] tt difftx out pos[2] Z 6" \
"8 BC_4 tt_diffrx in pos[1] - X -" \setminus
"9 BC 4 tt diffrx in neg[1] - X -" \
"10 BC 1 tt difftx oe in[1] tt difftx out pos[1] 1 -" \
"11 AC 1 tt difftx data in[1] tt difftx out pos[1] Z 10" \
"12 BC 4 tt diffrx in pos[0] - X -" \
"13 BC 4 tt diffrx in neg[0] - X -" \
$end list$ }
```

## **Netlist and Script Examples**

Example 2-3 describes BSR embedded pad cells within a design named TOP.

### Example 2-3 Example for BSR Embedded Pad Cells

```
module UP CORE ( i clk, i tm, i en, i in0, i in1, i in2, o en0,
                  o en1, o en2, o out0, o out1, o out2);
input i_clk,i_tm,i_en,i_in0,i_in1,i_in2;
output o en0,o en1,o en2,o out0,o out1,o out2;
assign i en = o en2;
endmodule
module TOP (clk,tm,en,tck,tms,tdi,trst n,tdo, in0, in1,
            in2, out0, out1, out2); input
            tm, en, in0, in1, in2, clk, tck, tms, tdi, trst n;
            output tdo, out0, out1, out2;
wire i clk, i tm, i en, i in0, i in1, i in2, o en0, o en1,
     o_en2,o_out0,o out1,o out2;
//wire t si, t so, t shift dr, t capture clk, t update clk,
       t mode;
 IPAD U1 ( .A(trst n),.Z() );
 IPAD U2 ( .A(tdi),.Z() );
 IPAD U3 ( .A(tms),.Z() );
 TRIOPAD U4 ( .A(), .E(), .PAD(tdo));
 IPAD U5 ( .A(in0), .Z(i in0) );
 IPAD U6 ( .A(tck),.Z() );
//IPAD U7 ( .A(in1), .Z(i in1) );
 t bc1 U7
```

```
( .t in (in1),// bsrinpad Input
 .t_capture_en (), // auto Stitch
 .t capture clk (), // auto Stitch
 .t_update_en (), // auto Stitch
 .t update clk (), // auto Stitch
 .t_{shift_dr}^{-} (), // auto Stitch
 .t_mode (), // auto Stitch
 .t_si (), // auto Stitch
 .t_so (), // auto Stitch
 .t data out (i in1) // bsrinpad Output
 );
// IPAD U8 ( .A(in2), .Z(i in2) );
 t bc2 U8
 ( .t in (in2),// bsrinpad Input
 .t capture en (), // auto Stitch
 .t_capture_clk (), // auto Stitch
 .t_update_en (), // auto Stitch
.t_update_clk (), // auto Stitch
.t_shift_dr (), // auto Stitch
 .t_mode (), // auto Stitch
 .t si (), // auto Stitch
 .t so (), // auto Stitch
 .t data out (i in2) // bsrinpad Output
// IPAD U9 ( .A(clk), .Z(i clk) );
 t bc4 U9
 ( .t in (clk), // bsrinpad Input
 .t capture en (), // auto Stitch
 .t_capture_clk (), // auto Stitch
 .t_shift_d\bar{r} (), // auto Stitch
 .t_si (), // auto Stitch
 .t so (), // auto Stitch
 .t data out (i clk) // bsrinpad Output
 );
 IPAD U10 ( .A(tm), .Z(i tm) );
 IPAD U11 ( .A(en), .Z(i en) );
 TRIOPAD U12 ( .A(o out0), .E(o en0), .PAD(out0) );
 TRIOPAD U13 ( .A(o_out1), .E(o_en1), .PAD(out1) );
TRIOPAD U14 ( .A(o_out2), .E(o_en2), .PAD(out2) );
 UP CORE U15
(i clk, i tm, i en, i in0, i in1, i in2, o en0, o en1,
 o en2,o out0,o out1,o out2);
endmodule
## Module t bc1.v
```

```
module t bc1 ( t in, t capture clk, t capture en,
t update clk, \
 t update en, t shift dr, t mode, t si, t data out, t so );
 input t in, t capture clk, t capture en, t update clk,
 t update en, t shift dr, t mode, t s i; output t data out,
 t_so;
wire i data in;
 IPAD UU1 ( .A(t in), .Z(i data in) );
DW bc 1 my bc1 inst ( .capture clk(t capture clk),
.update clk(t update clk),
 .capture en(t capture en), .update en(t update en),
.shift dr(t shift dr), \
.mode(t_mod e), .si(t_si), .data_in(i_data_in),
.data_out(t_data_out), \
 .so(t so) );
endmodule
## Module t bc2.v
module t bc2 ( t in, t capture clk, t capture en,
t update clk, t update en,
t shift dr, t mode, t si, t data out, t so );
 input t in, t capture clk, t capture en, t update clk,
 t update en,
 t shift dr, t mode, t s i; output t data out, t so;
wire i data in;
IPAD UU2 ( .A(t in), .Z(i data in) );
DW bc 2 my bc2 inst ( .capture clk(t capture clk),
.update clk(t update clk),
.capture en(t capture en), .update en(t update en),
.shift dr(t shift dr),
.mode(t_mod e), .si(t_si), .data_in(i_data_in),
.data_out(t_data_out),
 .so(t so) );
endmodule
_____
## Module t bc4.v
module t bc4 ( t in, t capture clk, t capture en,
.data out(t data out), t data out);
```

```
input t_in, t_capture_clk, t_capture_en, t_shift_dr, t_si;
output t_so, t_data_out;

wire i_data_in;

IPAD UU4 ( .A(t_in), .Z(i_data_in) );

DW_bc_4 my_bc4_inst ( .capture_clk(t_capture_clk),
.capture_en(t_capture_en),
.shift_dr(t_shift_dr), .si(t_si), .data_in(i_data_in),
.so(t_so),
.data_out(t_data_out) );
endmodule
```

The script in Example 2-4 applies to the netlist for top.v1.

### Example 2-4 Example Netlist Script

```
## BSR-in-pads specification
# Input pad t bc1
define dft design -type PAD \
-design name t bc1 \
-interface {port in1 high \
data out t data out high \
 si t si h \
so t so h \
 mode in t mode low \
 capture clk t capture clk high \
 capture_en t_capture_en low \
 update clk t update clk high \
 update en t update en high \
 shift dr t shift dr h} \
 -params {$pad_type$ string input $bsr_segment$ list \
 string "0 BC \overline{1} t in - X -" \$end list\$\}
## Input pad t bc2
define dft design -type PAD \
 -design name t bc2 \
 -interface {port in2 high \
data out t data out high \
 si t si h \
 so t so h \
 mode in t mode low \
 capture clk t capture clk high \
 capture_en t_capture_en low \
 update clk t update clk high \
 update en t update en high \
 shift dr t shift dr h} \
 -params {$pad type$ string input $bsr segment$ list \
 string "0 BC 2 t in - X -" $end list$}
## Input pad t bc4
define dft design -type PAD \
```


```
-design_name t_bc4 \
-interface {port clk high \
data_out t_data_out high \
si t_si h \
so t_so h \
capture_clk t_capture_clk high \
capture_en t_capture_en low \
shift_dr t_shift_dr h} \
-params {$pad_type$ string input $bsr_segment$ list \
string "0 BC_4 t_in - X -" $end_list$}
```

# **Specifying Integrated Boundary-Scan Functionality**

Some IP blocks might have integrated boundary-scan output MUX functionality on their high-frequency I/O paths. This allows the IP designer to provide boundary-scan functionality while minimizing its impact on operating frequency.

You can specify the pins of an IP block that provide integrated boundary-scan functionality. Figure 2-12 shows an IP block that provides high-speed output MUXes on the bidirectional output path and an observability connection on the bidirectional input path.

Figure 2-12 IP Block With Integrated Boundary-Scan Functionality



Normally, boundary-scan insertion makes its connections at the pad pins of the associated port. To specify integrated boundary-scan functionality, the port-associated connections must be hooked up to IP block pins instead. Use the <code>set\_boundary\_cell -hookup\_pin</code> command to define any input, output, or controls signals as needed for each port, along with the corresponding hookup pins on the IP block:

```
# configure output MUX control and data for bidirectional port DATA
set_boundary_cell -class bsd -type MY_BC_1 -function output \
    -ports DATA -hookup_pin UIP/DOUT_bs_data
set_boundary_cell -class bsd -type MY_BC_1 -function control \
    -ports DATA -hookup_pin UIP/EN_bs_ctrl -name EN_bs_ctrl_cell
```

```
# configure input observation signals for bidirectional port DATA
set_boundary_cell -class bsd -type BC_4 -function input \
    -ports DATA -hookup pin UIP/DIN bs data
```


To maintain compliance, the IP block hookup pins should correspond to the original port-association pins, without additional functional logic in the path.

Use the <code>set\_dft\_signal</code> command to connect the output mode signal, which places all output boundary-scan cells into output mode:

```
# configure output BSR mode control signal
set_dft_signal -view spec -type bsd_mode_out \
   -hookup pin UIP/bs mode out -active state 1
```

During boundary-scan insertion, the tool connects the boundary-scan signals as specified, which incorporates the IP block into the boundary-scan register (BSR) insertion. Figure 2-13 shows the connections added to the IP block.

Figure 2-13 Boundary-Scan Connections to the IP Block



You can use the <code>-hookup\_pin</code> option of the <code>set\_boundary\_cell</code> command to define input data, output data, and output control signal hookup pins for the following boundary scan cell types: BC\_1, BC\_2, BC\_4, BC\_7. You can also use it to define the hookup pins for custom boundary-scan cells defined with the <code>set\_boundary\_cell</code> command.

In the preceding example, the output data is generated and MUXed inside the IP block. The custom boundary-scan cells, named MY\_BC\_1, do not contain an output MUX. You can also use standard controllable cells, such as BC\_1, with this feature. In this case, the output MUXes inside the cell become redundant because the output MUXes in the IP block always take precedence.

You can use the <code>-type</code> option of the <code>set\_dft\_signal</code> command to define mode control hookup pins for the following mode signals:

- -type bsd\_mode\_in Mode enable signal that enables inward-facing control for all input boundary-scan cells
- -type bsd\_mode\_out Mode enable signal that enables outward-facing control for all output boundary-scan cells
- -type bsd mode1 inout Mode 1 enable signal for all BC 7 boundary-scan cells
- -type bsd mode2 inout Mode 2 enable signal for all BC 7 boundary-scan cells

# **Ordering the Boundary-Scan Registers**

The tool automatically sorts the ports alphabetically to place the BSRs. If you require the ports be placed in a specific order, use the port-to-pin map. For more information on how to order your ports with the port-to-pin map, see "Reading the Port-to-Pin Mapping File" on page 5-10. After you specify the order of your ports using the port-to-pin map, you can fine-tune the order of the BSRs using the set scan path command.

# **Setting Boundary-Scan Specifications**

Boundary-scan specifications define parameters of boundary-scan elements such as TAP signals, types of boundary-scan cells, test data registers, and the boundary-scan instruction set.

# **Defining IEEE Std 1149.1 Test Access Ports (TAPs)**

The set\_dft\_signal command identifies IEEE Std 1149.1 test access ports (TAPs) by placing an attribute on the specified port. The attribute value is the same as the signal type keyword.

Use the <code>set\_dft\_signal</code> command to define each TAP you intend to create in your boundary-scan design.

Run the set dft signal command using the following options:

The command has the options shown in Table 2-3.

Table 2-3 set\_dft\_signal Command Options for TAPs

Option	Description
-type signal_type	Keyword that specifies the type of IEEE Std 1149.1 test signal you are defining. Table 2-4 shows the valid signal type of keywords.
-port port_list	Name of the design port driving the IEEE Std 1149.1 test signal.
-hookup_pin pad_output_pin	Identifies the pad output pin to hook up the TAPs in the design.
-hookup_sense inverted   non_inverted	Specifies the sense of the hookup port; tool issues a warning if sense does not match observed. Default is non_inverted.
-active_state active_state	Active state can be 0 or 1 and specifies the active sense of the port (high or low); for a TRST port the active state is 0, and for TCK, TMS, TDI, and TDO ports, the active state is 1.
-view spec	The design must change as a result of the specification.
-view existing_dft	The design is not changed by the specification.

Test signal names defined with the set\_dft\_signal command are listed in Table 2-4.

Table 2-4 Test Signal Names

Signal type keyword	Description
tck	test clock
tdi	test data in
tdo	test data out
tdo_en	test data out enable
tms	test mode select
trst	asynchronous test reset (optional)

## **Specifying Hookup Pins for Test Access Ports (TAPs)**

All hookup pins are specified by using the <code>-hookup\_pin</code> option of the <code>set\_dft\_signal</code> command.

The following example shows how to use the -hookup pin option for TAPs:

Because the TRST signal is an active-low signal, it should be defined with the -active state 0 option.

## **Setting Boundary-Scan Test Port Attributes**

To use the <code>set\_dft\_signal</code> command, first identify the test signal ports on your design and then assign port signal attributes to those ports.

Assume, for example, that your design has the following IEEE Std 1149.1 test signal ports:

- The my tck port drives the test clock signal.
- The my\_tdi port drives the test data in signal.
- The my\_tdo port drives the test data out signal.
- The my tms port drives the test mode select signal.
- The my trst port drives the asynchronous test reset signal.

You would use the following command sequence to identify your IEEE Std 1149.1 test signals:

#### Note:

Use the -view existing specification with the TAP port signals for a verification only flow.

### **Reporting Boundary-Scan Test Port Attributes**

If you want to verify that the TAP port attributes have been set correctly, you can use the preview\_dft -bsd all command to identify the IEEE Std 1149.1 test signal ports with IEEE Std 1149.1 test signal attributes.

You can also the report\_dft\_signal command to generate a report of all the TAP DFT signals:

```
dc shell> preview dft -bsd all
```

#### Note:

When TAP port signals are specified in <code>existing\_dft</code> view, BSD preview/insertion exits with a message that TAP ports are not found. BSD preview/insertion only looks at view <code>spec</code> for TAP port signals and <code>-hookup\_pin</code> is not supported for this view for TAP ports. When <code>-hookup\_pin</code> is specified for view <code>spec</code> for TAP ports, the specification is rejected with an error message.

For more information about preview\_dft, see "Previewing the Boundary-Scan Design" on page 2-71.

## **Removing Boundary-Scan Test Port Attributes**

If you want to remove TAP port attributes, use the <code>remove\_dft\_signal</code> command, which has the following syntax:

```
remove_dft_signal -port [port1 port2 ...]
```

The command has the option shown in Table 2-5.

Table 2-5 remove\_dft\_signal Command Option

Option	Description	
-port port_list	Name of the IEEE Std 1149.1 test port signal.	

# **Selecting the Boundary-Scan Configuration**

You can define the boundary-scan instruction encoding, the reset configuration of your TAP, and the pin-mapped package you intend to use with the set\_bsd\_configuration
command.

#### The syntax of the command is

```
set_bsd_configuration
  [-asynchronous_reset true | false]
  [-check_pad_designs none | all | pad_design_list]
  [-control cell max fanout max fanout]
```

```
[-default_package package_name]
[-instruction_encoding binary | one_hot]
[-ir_width instruction_register_width]
[-std ieee1149.1_1993 | ieee1149.1_2001 |ieee1149.6_2003]
[-style synchronous | asynchronous]
```

The options for set bsd configuration are shown in Table 2-6.

Table 2-6 set\_bsd\_configuration Command Options

Option	Description	Choices
-asynchronous_ reset	Sets the type of reset implemented in the TAP controller.	The value true (default) puts an asynchronous reset in the TAP controller.
	controller.	The value false puts no reset in the TAP controller; you must provide a power-up mechanism.
-check_pad_designs	Specifies the kind of validation of the soft macro pads.	The value none causes all the pads in the pad_design_list to be bypassed during preview_dft validation. Validation of all pads is still done by the check bsd command.
		The value all (default) causes all pads in the pad_design_list to be validated including open_source and open_drain pad types.
-control_ cell_max_fanout	Specifies the maximum number of fanouts allowed for the control cell. To overwrite this behavior use the set_boundary_cell command.	
-default_package	Sets the default package to be used.	package_name is the name of the package you provide.
-instruction_ encoding	Sets the implementation for the instruction register.	The value binary causes the instruction register implementation to be binary.
		The value <code>one_hot</code> causes the instruction register implementation to be one-hot.
-ir_width	Specifies the width of the instruction register for the boundary-scan design.	2 <= ir_bit_width <= 63 ir_bit_width must be a positive integer representing the number of bits in the instruction register.

Table 2-6 set\_bsd\_configuration Command Options (Continued)

Option	Description	Choices
-std	Specifies the IEEE Std 1149.X for the	By default, the tool runs in the IEEE1149.1-2001 standard mode.
	boundary-scan design flow.	When set to -std ieee1149.6_2003, the tool runs in the IEEE1149.1-2001 and the IEEE1149.6-2003 standard modes.
		When set to -std ieee1149.1_1993 ieee1149.6_2003, the tool runs in the IEEE1149.1-1993 and the IEEE1149.6-2003 standard modes.
-style	Sets the TAP controller TCK routing implementation.	The value synchronous (default) causes synchronous TAP controller signals, sync_capture_en, sync_update_dr, and TCK to be connected to the boundary-scan register cells.
		The value asynchronous causes asynchronous TAP controller signals, clock_dr and update_dr to be connected to the boundary-scan register cells.

#### Note:

The default package must be the package name defined in the port-to-pin mapping file you use. Use the <code>-default\_package</code> option to define the default package when you are reading multiple packages into the design.

To select the boundary-scan configuration for the TAP controller in your design, you can use the following command:

```
set_bsd_configuration -style synchronous \
  -instruction_encoding binary -ir_width 4 \
  -asynchronous_reset true -default_package my_package
```

# Specifying a Location for the Boundary-Scan Logic

By default, when you insert boundary-scan logic with the <code>insert\_dft</code> command, the TAP controller and BSR chain are inserted as hierarchical blocks at the top level of the current design. The TAP controller block contains the TAP controller, the instruction register, the BYPASS register, and the optional <code>DEVICE\_ID</code> register. The BSR chain block contains the BSR cells and the mode-decode block that generates the BSR control signals.

The names of these hierarchical blocks contain the name of the current design. For a current design named ChipLevel, the TAP controller and BSR chain are instantiated with the following names:

```
dc_shell> get_cells *ChipLevel*
{ChipLevel_DW_tap_inst ChipLevel_BSR_top_inst}
```

You can specify alternative insertion locations for the TAP controller and BSR chain with the set dft location command:

```
set_dft_location dft_hier_name -include test_logic_types
```

where <code>test\_logic\_types</code> is a list of one or more test logic types, and <code>dft\_hier\_name</code> is the hierarchical location for the test logic to be inserted. The <code>TAP</code> logic type specifies the TAP controller logic; the <code>BSR</code> logic type specifies the BSR chain. If a hierarchical block named <code>dft\_hier\_name</code> does not exist, it is created during DFT insertion.

For example, to insert the TAP controller into the existing core logic block named U\_CORE and to insert the BSR chain into the existing I/O block named U\_IO, use the following commands:

```
dc_shell> set_dft_location -include {BSR} U_IO
dc shell> set dft location -include {TAP} U CORE
```

This results in the following boundary-scan logic blocks:

```
dc_shell> get_cells */*BSR_top_inst*
{U_IO/ChipLevel_BSR_top_inst}
dc_shell> get_cells */*DW_tap_inst*
{U_CORE/ChipLevel_DW_tap_inst}
```

Note that the specified boundary-scan logic types are still inserted as hierarchical blocks, placed inside the specified hierarchical locations. You can use the ungroup command to remove the additional lower level of hierarchy, if needed.

For more information on the set\_dft\_location command, see the "Specifying a Location for DFT Logic Insertion" section in Chapter 5, "Advanced DFTMAX Compression Techniques," in the *DFTMAX User Guide*, and also see the man page.

# **Selecting the TAP Controller Reset Configuration**

The TAP controller can be reset (initialized), based on the IEEE 1149.1 Std, in one of several ways:

- Initializing the TAP with asynchronous reset using TRST
- Initializing the TAP with asynchronous reset using a power-up-reset (PUR) cell

- Initializing the TAP with asynchronous reset using a PUR cell and TRST
- Initializing the TAP with synchronous reset holding TMS to logic1 and at least 5 TCK clock cycles

### Initializing the TAP With Asynchronous Reset Using TRST

To initialize your TAP controller to reset asynchronously, select the TAP port TRST\* when setting your BSD specifications. Then select asynchronous as the type of reset to be implemented.

To put the TAP controller into the Test-Logic-Reset state, use the following commands:

```
set_dft_signal -view spec -type trst -port my_trst
set bsd configuration -asynchronous reset true
```

Implementing this command causes the tool to add the TRST port and to implement the asynchronous reset for the TAP controller.

## Initializing the TAP With Asynchronous Reset Using a PUR Cell

To initialize your TAP controller to reset using power-up reset, omit the TAP port TRST\* and use the PUR cell as part of your BSD specification. Note that if you do not have a TRST\* pin in your design, you must use the PUR cell.

The set\_bsd\_power\_up\_reset command specifies and characterizes the power-up reset cell for the current design. To specify the details of the power-up cell to implement the power-up reset, use the following command:

The options for set bsd power up reset are shown in Table 2-7.

Table 2-7 set\_bsd\_power\_up\_reset Command Options

Option	Description	Choices
-cell_name cell_name	Specifies instance name of power-up reset cell.	
-reset_pin_name pin_name	Specifies the pin name of the power-up-reset cell at which a reset pulse is generated upon power on.	
-active_state	Specifies whether the active state of the power-up-reset pulse is high or low.	high   low

Table 2-7 set\_bsd\_power\_up\_reset Command Options (Continued)

Option	Description	Choices
-delay power_up_reset_delay	Specifies the initial power-up-reset delay, which is measured from when the time power is switched on to the time the TAP controller resets to the test-logic-reset state.	Integer value

If you want to specify a PUR cell with a delay of 130 ns to the power-up reset of your TAP controller, use the following command:

```
set_bsd_power_up_reset -cell_name POR_INST \
    -reset_pin_name reset -active high -delay 130
```

The tool adds an inverter during synthesis when the PUR cell is set to  $-active\ high$ . For a verification-only flow, confirm that the TAP controller  $trst_n$  pin gets pulsed with active low upon PUR reset.

When using the <code>set\_bsd\_power\_up\_reset</code> command to reset the TAP controller, the BSD patterns wait for the amount of time specified by the <code>-delay</code> option before starting the boundary-scan simulation. For example, suppose the power-up reset is defined with a 2000 ns delay:

Then, with a 100 ns TCK clock period, the test patterns wait 2000 ns (20 TCK cycles) before starting the simulation. This behavior is captured in the BSDL file as well as in the BSD STIL patterns and the Verilog testbench.

For the STIL patterns, this delay is accomplished by adding a Loop statement just after the first initialization pattern and before pattern 0, as shown in the following example:

```
Pattern "_BSD_block_" {
    W "BSD_WFT";
    C {
        "all_inputs" = \r8 0;
        "all_outputs" = XXX;
        "all_bidirectionals" = Z;
    }

Loop 20 { V {
        "all_inputs" = NNNNNNNN;
        "all_outputs" = XXX;
        "all_bidirectionals" = X;
    }
}
```

```
"pattern 0 Sync Reset Vectors" : V {
    "all_inputs" = NNNNPN1N;
    "all_outputs" = XXT;
    "all_bidirectionals" = X;
}
```

With this Loop statement added, the simulation waits the required 20 TCK cycles before continuing the simulation.

Similarly, a waiting time is added to the Verilog testbench as follows:

```
initial begin
_failed = 0;

/* Initialization vectors. */
_bi=1'bZ;
assign _ck=1'b0;
assign _pi=7'bXXXXXXX;

#2000;
assign _e_po=3'bXXX;
assign _m_po=3'b111;
-> _check_po;
```

You can model the PUR reset pulse in the simulation library for a design without a TRST port by using the power-up reset cell PUR\_CELL (instance POR\_INST) with an active high RESET pin that is pulsed 150 ns after a delay of 850 ns, as shown in Example 2-5.

### Example 2-5 PUR Simulation Model

```
module pur_cell (VDD, Z)
  input VDD;
  output Z;
  reg Z;
  initial begin
    assign Z = 1'b0;
    #850 assign Z = 1'b1;
    #150 assign Z = 1'b0;
  end
endmodule
```

The corresponding commands are as follows:

You can specify a black-box cell for your PUR cell if it has the output reset pin defined correctly. Although the tool does not use the function from the synthesis library for the synchronous reset, the simulation library should describe the PUR reset function correctly, as shown by the preceding commands. See Step 6, "Simulating BSD Patterns With VCS" on page 5-29.

Because the power-up-reset behavior cannot be simulated in TetraMAX ATPG, the PUR model relies on virtually disabling the power-up-reset and using the synchronous reset protocol to initially reset the TAP controller.

For TetraMAX ATPG, the following PUR model and methodology is recommended for a boundary-scan-inserted design:

• Use a different cell, PUR\_tmax, as the power-up-reset cell in the TetraMAX flow. The PUR\_tmax cell has a simulation model in which the power-up-reset pin is tied permanently to an inactive value, as shown in the following TetraMAX simulation model:

```
module PUR_tmax (VDD, RESET);
output RESET;
input VDD;
assign RESET = 1'b0;
endmodule // PUR tmax
```

This change of the PUR reference cell can be done automatically within the synthesis script by using the change link command, as shown in the following example:

```
set_dont_touch [get_cells POR_INST]
insert_dft
write -format verilog -hierarchy -output DESIGN_bsd.v
change_link POR_INST pur/PUR_tmax
write -format verilog -hierarchy -output DESIGN_tmax.v
check_bsd -verbose
create bsd patterns
```

 Use the following TetraMAX command to specify a valid random state (0 or 1) on all state elements:

```
set drc -initialize dff dlat random
```

Note that this DRC option applies to the TAP controller state elements as well.

 The synchronous reset sequence generated at the beginning of the external vectors resets the TAP controller after the controller has been brought to a valid random state by the preceding command.

# Initializing the TAP With Asynchronous Reset Using PUR and TRST

The IEEE Std 1149.1 allows the use of both your TRST and Power-Up Reset (PUR) cell to reset the TAP controller; the TRST cannot be used for system reset at any time. When using the TRST pin and the PUR cell, you must specify both commands as described previously in the chapter.

Figure 2-14 shows how the TAP initialization can be implemented.




Figure 2-14 Use of Power-Up Reset for System and Test Logic

## Initializing the TAP With Synchronous Reset Using TMS

The IEEE Std 1149.1 allows the use of TMS and TCK to initialize the TAP FSM, but this methodology has a risk involved since the TAP FSM weakens the power-up-reset at an unknown state while TCK is clocking.

If the tool does not find a TRST pin nor a PUR specification, it continues to initialize the TAP FSM using TMS and TCK. This is done by holding TMS high for at least 5 TCK clock cycles moving the TAP FSM to TLR state. No TRST pin or PUR cell specifications are required for this.

# **Configuring the Device Identification Register**

You must define the device identification register (DEVICE\_ID) to be used in your boundary-scan design if you intend to use the optional IDCODE instruction. See "Implementing the IEEE Std 1149.1 Instructions" on page 2-46.

The IEEE Std 1149.1 specifies only one device ID register for the TAP controller. For more information about the device identification register, including its structure, see the IEEE Std 1149.1 document.

The tool allows you to define the identification code in conformance with IEEE Std 1149.1. The code is composed of three configurable fields:

- 1. The version, which is 4 bits wide
- 2. The part number, which is 16 bits wide
- 3. The manufacturer identity, which is 11 bits wide

The device identification register's least significant bit is always set to 1 by the tool and is not configurable.

You can specify the device ID code by using the <code>set\_bsd\_instruction</code> command. For example,

Use the <code>-capture\_value</code> option to define the binary code that represents the device identification register. This code contains 32 digits, ordered in the way previously described.

Use the <code>-code</code> option to specify the opcode. If omitted, the tool chooses an available opcode.

Ensure that the least significant bit (LSB) of the capture value is set to 1; if you do not, you see the following error:

```
Error: Invalid LSB for IDCODE capture value. (UIT-545) Discarded bsd instruction specification. \ensuremath{\text{O}}
```

When you get this error, change the last bit from 0 to 1.

The device identification register is not implemented until you specify the IDCODE instruction. For more about specifying instruction registers, see "Implementing the IEEE Std 1149.1 Instructions" on page 2-46.

# **USERCODE** and Flexible IDCODE Support

When implementing the flexible IDCODE and USERCODE optional instructions with the tool, the signals holding the capture values for the DIR IDCODE and USERCODE are available at the interface of the TAP controller inserted in your design. You can modify these capture values manually for additional revisions of the IDCODE capture value or the USERCODE capture value. The flexible IDCODE and USERCODE allows you to revise the capture value of the IDCODE and USERCODE by replacing only one mask plate of the JEDEC source rather that of the full mask set.

USERCODE is an IEEE Std 1149.1 optional instruction that allows you to load and shift a user-programmable identification code out of the device identification register (DIR) for examination. You can program the 32-bit binary USERCODE value in the field or choose it during component design.

For example,

To instruct the tool to use the USERCODE instruction when inserting boundary scan, use the <code>-capture\_value</code> option with the <code>set\_bsd\_instruction</code> command. You can specify a 32-bit binary or hexadecimal value, design pins, or a mix of bits and design pins.

IDCODE is an IEEE Std 1149.1 optional instruction. The tool supports a flexible IDCODE implementation, which allows you to implement IDCODE with a flexible opcode for the instruction register (IR) and revise the identification code parameters after synthesis.

### Example 2-6 Defining the Flexible IDCODE Instruction

For example, specify binary or hexadecimal-bit patterns using the following sized-constant Verilog syntax:

```
number of bits in the binary representation [b|h]'value
```

Specify a bus representing a collection of pins using the following syntax:

```
name of the bus [upper bit : lower bit]
```

The DIR identification code bits are listed in the boundary-scan inserted netlist for postprocessing of the DIR parameters.

You can include any valid and unreserved opcode for the IDCODE instruction with the DW tap uc TAP controller. Use the opcode 0001 for the DW tap IDCODE instruction.

For an example run script that implements USERCODE and flexible IDCODE within the tool, see the section "Implementing USERCODE and Flexible IDCODE" on page 2-42. For information on how to use a custom TAP controller with USERCODE and flexible IDCODE instructions, see Appendix A, "Custom Boundary-Scan Design."

### **Custom TAP Interface to Support USERCODE and Flexible IDCODE**

To use a custom TAP controller with USERCODE and flexible IDCODE instructions, you must use the <code>define\_dft\_design</code> command to define a DFT design of type TAP\_UC, which is the TAP controller type, with the access interface signal types for that controller.

Use the -interface option of the  $define\_dft\_design$  command to specify the appropriate interface signal types. The following signal types support USERCODE and flexible IDCODE:

The instructions signal type is mandatory for the access interface, while sample and extest are optional.

The following example inserts a custom TAP controller with USERCODE and flexible IDCODE instructions:

```
define dft design -type TAP UC \
    -interface { list tck tck H \
      tdi tdi H \
      tms tms H \
      so so H \
      tdo tdo H \
      tdo en tdo en H \
      trst n trst n H \
      shift dr shift dr H \
      sync capture en sync capture en H \
      bypass sel bypass sel H \
      sync update dr sync update dr H \
      instructions instructions H \
      device id sel device id sel H \
      user_code_sel user_code_sel H \
      user code val user code val H} \
  -design name my tap uc
set bsd instruction {IDCODE} -code {1001} \
  -capture value {32'b10000001000111010111000011110111}
set bsd instruction {USERCODE} -code {1100} -register DEVICE ID \
  -capture_value {32'b00011100111110000000010101010010}
```

### Implementing USERCODE and Flexible IDCODE

The tool supports Scan Register and Shift Register as user-defined test data registers (UTDRs); before implementing a user-defined instruction, you must define the UTDRs to which it is to be associated by using the <code>set\_dft\_signal</code> and <code>set\_scan\_path</code> commands, as follows:

The insert dft command implements the logic for the USERCODE instruction as follows:

- Connect the specified capture value bits or driver pins to the TAP controller user\_code\_val signal.
- Connect the decoded USERCODE instruction to the user code sel signal.
- Connect the decoded IDCODE ORed with the USERCODE instruction to the device id sel signal.

The insert\_dft command implements any specified opcode for the IDCODE instruction as well as the specified capture values through the following TAP access signals:

```
device_id_sel
ver
ver_sel
part_num
part_num_sel
mnfr_id
mnfr_id_sel
```

## **Implementing Standard Instructions**

The tool implements the standard set of IEEE Std 1149.1 instructions. You specify the boundary-scan instructions to be implemented by using the <code>set\_bsd\_instruction</code> command.

### The syntax of the command is

```
set bsd instruction instruction list
     [-view spec | existing dft]
     [-code inst code list]
     [-register register name]
     [-input clock condition clock conditioning]
     [-output condition BSR | HIGHZ | NONE]
     [-capture value capture value list]
     [-private]
     [-clock cycles clock cycle list]
     [-signature signature]
     [-high pin list name]
     [-low pin_list_name]
     [-sequential high pin list name]
     [-sequential low pin list name]
     [-internal scan pin name]
     [-time real time]
     [-excluded bsr condition CLAMP | NONE]
```

#### Note:

The -high, -low, -sequential\_high, -sequential\_low, and -internal\_scan options are used to connect signals controlled by the TAP controller.

Table 2-8 shows the set\_bsd\_instruction command options.

Table 2-8 The set\_bsd\_instruction Command Options

Option	Description	Choices
-view	Specifies the view to which the specification applies. Valid views are <code>existing_dft</code> and <code>spec</code> . Setting the value to <code>existing_dft</code> indicates that the specification refers to the existing instructions in the design. This is used when working with designs where BSD logic is inserted.  Setting the value to <code>spec</code> , the default, indicates that the specification refers to instructions to be designed by <code>insert_dft</code> . This is used when inserting BSD logic.	spec existing_dft
-code inst_code_list	Specifies the list of binary codes corresponding to the instructions specified with instruction_list. This argument is required when setting user-defined instructions. Note that an opcode must be associated with a single instruction. That means instruction_list must contain a single identifier if the <code>-code inst_code_list</code> is used. The opcode must have a length equal to the number set by <code>set_bsd_configuration -ir_width</code> .	
-register	Selects a standard data register or a user-defined register, previously declared with the set_bsd_signal or set_scan_path command to be connected for serial access between TDI and TDO when the instruction is active.	BOUNDARY BYPASS <b>user-defined</b>
-input_clock_ condition	Specifies the value that drives the clock signal going into the system when the instruction is active. If clocking the TDR with bist_clk use PI, and for TCK use capture_clk.	PI (default) TCK
-output_condition	Specifies how the system outputs are driven when a given instruction (BSR, HIGHZ, or NONE) is active.	
	Puts the boundary scan register into EXTEST mode.	BSR
	Puts the output pins into high impedance mode.	HIGHZ
	Puts the boundary scan register into transparent mode.	NONE (default)

Table 2-8 The set\_bsd\_instruction Command Options (Continued)

Option	Description	Choices
-capture_value capture_value_list	Defines the capture value of the DEVICE-ID register for the IDCODE instruction.	
	This capture value contains 32 digits. Ensure that the least significant bit (LSB) of the capture value is set to 1 for the IDCODE capture value.	
-private	Specifies that the instructions are considered private. Private instructions have the INSTRUCTION_PRIVATE attribute in the BSDL file generated by the tool. The data registers of private instructions are not shown in the BSDL file.	
-clock_cycles clock_cycle_list	List of clock port and integer pairs that specify the minimum number of clock cycles on the specified clock port required for the design to stay in the Run-Test/Idle TAP controller state to ensure completion of the INTEST or the RUNBIST instruction.	
-signature pattern	Specifies the state of the self-test status register after execution of the RUNBIST instruction. The pattern variable correlates to the <det pattern=""> argument defined in section B.8.15 of the Supplement to IEEE Std 1149.1.</det>	
-high	Specifies a list of pins that need to be in active high state when the specified instructions are selected. The <code>pin_name_list</code> should contain the hierarchical names of the pins.	
-low	Specifies a list of pins that need to be in active low state when the specified instructions are selected. The <code>pin_name_list</code> should contain the hierarchical names of the pins.	
-internal_scan	Specifies a hierarchical pin in the design to which the TAP controller's Shift-dr signal gated with the decoded instruction is connected.	
-time real_time	A real number that specifies the time duration in nanoseconds for the EXTEST_TRAIN and EXTEST_PULSE instructions in the Run-Test-Idle (RTI) state, as well as for INTEST and RUNBIST. The tool returns an error if this option is used with other instructions.	

Table 2-8 The set\_bsd\_instruction Command Options (Continued)

Option	Description	Choices
-excluded_bsr_ condition	Specify conditioning of BSR cells excluded from the specified short BSR chain.  Note: The error, Invalid value %s specified for option -excluded_bsr_condition, occurs when a value other than CLAMP or NONE is used with this option.	CLAMP - all BSR cells that are not part of the specified BSR chain are conditioned as if CLAMP instruction is active.
		NONE - all BSR cells that are not part of the specified BSR chain are kept transparent while the user instruction is active.

## Implementing the IEEE Std 1149.1 Instructions

The tool allows you to implement both the mandatory and optional set of IEEE Std 1149.1 instructions.

The following instructions, which are mandated by IEEE Std 1149.1, are implemented automatically:

- BYPASS
- EXTEST
- SAMPLE
- PRELOAD

You need not do anything to implement these mandatory instructions in their default form.

The following instructions can be optionally implemented:

- IDCODE
- USERCODE
- HIGHZ

- CLAMP
- INTEST
- RUNBIST

To implement optional instructions, specify the list of instructions to be implemented with the set\_bsd\_instruction command. For example, the following command implements the HIGHZ and CLAMP instructions:

```
dc shell> set bsd instruction -view spec {HIGHZ CLAMP}
```

See section "USERCODE and Flexible IDCODE Support" on page 2-40 for information about using the IDCODE and USERCODE instructions.

#### Implementing the INTEST Instruction

You can set the INTEST instruction by using the set\_bsd\_instruction command to specify the instruction name and the output clock conditioning.

The command syntax for implementing the INTEST instruction is

The options you use to set the INTEST instruction are shown in Table 2-8 on page 2-44.

#### Note:

INTEST instructions using BC\_4 cells on input ports and BC\_2 cells on output ports are not supported by the IEEE Std 1149.1.

In the following example, the INTEST instruction specifies 5000 ns wait time at the RTI state with PI driving the input and HIGHZ driving the output:

#### Note:

You must select either the <code>-time</code> option for real-time specifications or the <code>-clock\_cycles</code> option for clock-cycles specification but not both.

For additional information on the INTEST instruction, see the *DFTMAX Boundary Scan Reference Manual*.

#### Implementing the RUNBIST Instruction

You can set the RUNBIST instruction by using the set\_bsd\_instruction command to specify the instruction name, the input clock conditioning, and the output conditioning.

#### The command syntax for implementing the RUNBIST instruction is

```
set_bsd_instruction RUNBIST -view spec
    -register register_name
    [-clock_cycles clock_cycle_list]
    -input_clock_condition clock_conditioning
    -output_condition output_conditioning
    [-signature pattern]
    [-time real_time]
```

The options you use to set the RUNBIST instruction are shown in Table 2-8 on page 2-44.

When the BIST test is complete, the resulting signature value is stored in a self-test status register. The value specified with the <code>-signature</code> option is the expected value to be captured in the self-test status register after a successful test. This expected signature value is written to the output BSDL file so that board-level test software can generate test patterns.

If the BIST self-test status register is to be selected by the RUNBIST instruction, define it as a user-defined test data register and specify it with the <code>-register</code> option. If the self-test status register is accessed via other means, you can select any other valid register specification for the RUNBIST instruction, such as BYPASS, with the <code>-register</code> option. For more information on defining test data registers, see "Defining a User-Defined Test Data Register" on page 2-50.

You must select either the <code>-time</code> option for real-time specifications or the <code>-clock\_cycles</code> option for clock-cycles specification but not both.

In the following example, the RUNBIST instruction specifies 5000 ns wait time at the Test-Idle state with HIGHZ as the output condition:

```
set_bsd_instruction RUNBIST -time 5000 \
  -register STATUS_UTDR \
  -input_clock_condition PI \
  -output_condition HIGHZ \
  -signature 10101010
```

# Implementing IEEE Std 1149.6-2003 Instructions

The following instructions are generated automatically if IEEE Std 1149.6-2003 is enabled with the -std ieee1149.6 2003 option of the set bsd configuration command:

- EXTEST\_PULSE
- EXTEST\_TRAIN

See Chapter 3, "Inserting Boundary-Scan Components for IEEE Std 1149.6-2003."

## **Specifying Instruction Opcode Encodings**

By default, the tool uses binary encoding for the instruction opcodes. To specify one-hot encoding for the instruction opcodes, use the following command:

```
dc shell> set_bsd_configuration -instruction_encoding one_hot
```

The BYPASS instruction uses an all-ones opcode for both the binary and one-hot encoding styles.

You can also specify user-defined opcodes for each instruction using the -code option of the set bsd instruction command:

```
dc shell> set bsd instruction -view spec EXTEST -code {0010}
```

When using user-defined opcodes, you must configure each instruction with a separate set\_bsd\_instruction command. All user-defined opcodes should have the same word length. If you only specify user-defined opcodes for some instructions, the tool chooses the opcodes for the remaining instructions.

You can use the preview\_dft command to see the final opcode assignments for the implemented instructions. For more information, see "Previewing the Boundary-Scan Design" on page 2-71.

## Writing the STIL Procedure File for Instructions

The tool supports writing the STIL procedure file (SPF) for the instruction that follows:

```
dc shell> write test protocol -instruction MY INST -output my inst.spf
```

The test\_setup block in the SPF loads the instruction opcode into the instruction register. The SPF can be generated as soon as the <code>insert\_dft</code> or the <code>check\_bsd</code> command is completed.

If you use the <code>-bsd\_init\_data</code> option to define an initialization value for the instruction, the test protocol also loads the value into the associated test data register after loading the instruction:

You can read the test\_setup section of this instruction SPF into a top-level DFT insertion run that is performed after boundary-scan insertion. For example,

```
dc_shell> set_dft_configuration -scan enable
...
dc_shell> read_test_protocol -section test_setup CONFIG_PADS.spf
dc_shell> dft drc
```

For more information on reading custom test setup procedures, see "Defining an Initialization Protocol" in Chapter 5, "Pre-Scan Test Design Rule Checking," in the *DFTMAX Design-For-Test User Guide*.

## **Implementing User-Defined Instructions**

You can further customize your boundary-scan implementation by creating one or more user-defined instructions. During BSD insertion, the tool automatically creates the instruction decode logic and test data register connections needed to implement these user-defined instructions.

User-defined instructions can select either the standard BYPASS or BOUNDARY test data registers, or they can select a user-defined test data register. For instructions that select one of the standard registers, define the instruction as described in "Defining a User-Defined Instruction" on page 2-55. For instructions that select a user-defined test data register, you must first define that test data register as described in "Defining a User-Defined Test Data Register" on page 2-50.

## **Defining a User-Defined Test Data Register**

A user-defined test data register (UTDR) is often required for special user-defined instructions. A UTDR can be a single-bit register or a set of registers connected as a scan chain. It must be an existing register in your design; the tool does not create it for you.

You must define a UTDR before referencing it in an instruction definition. First, define the following mandatory interface pins of the user-defined test data register using the set dft signal command:

```
# minimum required interface pin definition
set_dft_signal -view spec -type tdi -hookup_pin pin_name
set_dft_signal -view spec -type tdo -hookup_pin pin_name
set_dft_signal -view spec -type bsd_shift_en -hookup_pin pin_name
set_dft_signal -view spec -type capture clk -hookup_pin pin_name
```

You can specify leaf pins or hierarchical pins as the interface pins. The tool uses these pins to connect the register between TDI and TDO so that it can shift data when selected. To invert the sense of a signal, use the <code>-active\_state 0</code> option of the <code>set\_dft\_signal</code> command.

You can also define additional types of pins for user-defined test data registers, as described in Table 2-9.

Table 2-9 Supported DFT Signal Types for User-Defined Test Data Registers

Signal type	Description
tdi	Specifies TDI port or BSD register TDI access pin.
tdo	Specifies TDO port or BSD register TDO access pin.
bsd_shift_en	Specifies the register access pin to be hooked up to the TAP shift_dr pin when the instruction to select the register is active.
bsd_capture_en	Specifies the register access pin to be hooked up to the TAP sync_capture_en pin when the instruction that selects the register is active. This signal is also used in core integration.
bsd_capture_dr	Specifies the register access pin to be hooked up to the TAP Capture-DR state on the negative edge of TCK, when the instruction that selects the register is active.
bsd_update_en	Specifies the register access pin to be hooked up to the TAP sync_update_dr pin when the instruction that selects the register is active. This signal is also used in core integration.
bsd_update_dr	Specifies the register access pin to be hooked up to the TAP Update-DR state on negative edge of TCK when the instruction that selects the register is active.
capture_clk	Specifies the register access pin to be hooked up to the TCK/clock_dr pin when the instruction that selects the register is active.
update_clk	Specifies the register access pin to be hooked up to the TCK/ update_dr pin when the instruction that selects the register is active.
bsd_reset	Specifies the register access pin to be hooked up to the TAP Test-Logic-Reset state when the instruction that selects the register is active. When the hookup pin is not a part of any instruction's test data register definition, it is hooked up directly to the TAP Test-Logic-Reset state.
inst_enable	Specifies the register access pin to be held active when the instruction that selects the register is active.
bist_enable	Specifies the register access pin to be hooked to TCK when the instruction that selects the register is active and TAP is in Run-Test-Idle (RTI) state. This signal is also used in core integration.

BSD insertion connects the UTDR signals as follows:

- It connects the clock pin as specified by the test bsd synthesis gated tck variable:
  - O When the variable is set to false, which is the default, BSD insertion hooks the UTDR clock pin directly up to TCK. Any existing connections are discarded. No gating logic is inserted to suppress TCK when the instruction is inactive.
  - o When the variable is set to true, BSD insertion treats the clock as any other UTDR input signal. It gates the TCK signal with a MUX, with the select pin driven by the instruction enable signal. The MUX selects TCK when the instruction is active, and it selects the existing connection when the instruction is inactive.
- It connects the nonclock input pins using a MUX, with the select pin driven by the
  instruction enable signal. The MUX selects the specified BSD signal when the instruction
  is active, and it selects the existing connection when the instruction is inactive.
- It connects the scan data output pin to the TAP controller TDO MUX. Any existing connections are kept.

For more information about UTDR signal connections, see SolvNet article 036718, "How Are User-Defined Test Data Register (UTDR) Connections Made?".

Next, define the test data register using the set scan path command:

```
set_scan_path register_name -view spec
    -class bsd -hookup {pin_list}
    -exact_length length
    -bsd style synchronous | asynchronous | global
```

#### where:

- register name is a unique name that is not shared with another register.
- pin\_list contains all interface pins (excluding global reset pins), as previously defined with the set dft signal command.
- length is the scan length of the register.

Normally, when a boundary-scan clock or control signal is connected to a hookup pin using the  $set\_dft\_signal$  command, the signal is directly connected to the specified hookup pin. However, when you include a hookup pin in the pin list passed to the -hookup option of the  $set\_scan\_path$  command, the tool gates the signal to be active only when the corresponding instruction is loaded.

#### Note:

If you are defining a boundary-scan reset signal for the register, always omit the bsd\_reset signal pin in the hookup pin list provided to the set\_scan\_path command. For more information, see "Configuring a Test Data Register Reset Signal" on page 2-54.

During boundary-scan insertion, the UTDR cell of the specified pins can be empty, unmapped, or black-box; its content is not checked. After the design is mapped, you must ensure that the UTDR cell is modeled by a complete functional netlist before checking its function with the <code>check bsd</code> command.

If you do not know the length of the test data register, you can specify a dummy value for the <code>-exact\_length</code> option. Then, use the <code>check\_bsd -verbose</code> command to analyze the register and report the correct length. Rerun with the correct length specified for the <code>-exact\_length</code> option so that the BSD patterns are correctly generated.

Example 2-7 shows the definition of a 10-bit user-defined test data register named DEBUG\_reg.

#### Example 2-7 Defining a User-Defined Test Data Register

```
set dft signal -view spec -type tdi \
  -hookup pin BIST/WRAPPER 0/debug in
set dft signal -view spec -type tdo \
  -hookup pin BIST/WRAPPER 0/debug out
set dft signal -view spec -type bsd shift en \
  -hookup pin BIST/WRAPPER 0/debug en
set dft signal -view spec -type capture clk \
  -hookup pin BIST/WRAPPER 0/clk
set dft signal -view spec -type bsd reset -active state 0 \
  -hookup pin BIST/WRAPPER 0/debug reset
set scan path DEBUG REG -class bsd \
  -view spec \
  -hookup {BIST/WRAPPER 0/debug in \
           BIST/WRAPPER_0/debug_out \
          BIST/WRAPPER 0/debug en \
           BIST/WRAPPER 0/clk} \
  -exact length 10
```

After the UTDR is defined, you can define user-defined instructions that reference it, as described in "Defining a User-Defined Instruction" on page 2-55.

If, when using a UTDR, you get the TEST-437 error message, you must validate it to make sure it shifts properly. You can test shifting using the dft\_drc command in the DFTMAX tool. For information on validating shift operation, see the DFTMAX documentation.

### **Configuring a Test Data Register Reset Signal**

In IEEE Std 1149.1, a test data register can optionally have a reset capability that resets the register into a known state. There are two UTDR reset methods available:

- Global reset resets the UTDR when the TAP controller enters the Test-Logic-Reset state, regardless of the instruction that is currently loaded
- System reset resets the UTDR using an existing functional reset signal that is already connected to the UTDR prior to boundary-scan insertion


A UTDR can have no reset, a global reset, a system reset, or both.

#### **Global Reset**

To implement a global reset, define the UTDR reset pin as a bsd\_reset signal using the set\_dft\_signal command. Do not include the UTDR reset pin in the hookup pin list provided to the set\_scan\_path command. For example,

The tool implements a global reset by connecting the Test-Logic-Reset state signal to the specified hookup pin, accounting for the pin's active state, as shown in Figure 2-15.

Figure 2-15 Global Reset Connection to Active-Low UTDR Reset Pin



#### **System Reset**

A system reset is a functional reset connection that exists in the design prior to boundary-scan insertion. The tool does not make any modifications to system reset logic during boundary-scan insertion, as shown in Figure 2-16.

Functional system reset logic

REG
RSTN

Boundary-scan insertion

Functional system reset logic

REG
RSTN


Figure 2-16 Existing System Reset Connection to Active-Low UTDR Reset Pin

If you do not use a system reset, tie the UTDR reset pin to its inactive value prior to boundary-scan insertion.

### **Combining Reset Methods**

If you specify a global reset for a UTDR that already has a system reset connection, the tool creates logic that allows both reset methods to assert the UTDR reset pin, as shown in Figure 2-17.

Figure 2-17 Combining Global and System Reset Connections to Active-Low UTDR Reset Pin



# **Defining a User-Defined Instruction**

When you want to implement a user-defined instruction, use the <code>set\_bsd\_instruction</code> command to identify the instruction name, as well as the register and the opcode with which it is to be associated. Any user-defined test data registers referenced by the instruction must already be defined.

#### **Setting User-Defined Instructions**

After you define registers with the <code>set\_dft\_signal</code> and <code>set\_scan\_path</code> commands, use the <code>set\_bsd\_instruction</code> command to implement user-defined instructions. These user-defined instructions select their corresponding register to be connected between TDI and TDO.

The syntax for the set\_bsd\_instruction command when you are setting user-defined instructions is

In Example 2-8, a user-defined instruction named DEBUG is defined that references the DEBUG reg register previously defined in Example 2-7.

#### Example 2-8 set\_bsd\_instruction Command

```
set_bsd_instruction DEBUG -code 1010 \
  -register DEBUG_REG \
  -input_clock_condition TCK \
  -output condition BSR
```

### **Setting Private Instructions**

Private instructions are user-defined instructions that are restricted from general use. These instructions might be unsafe for use by other than the manufacturer, and their effects are undefined to the general user.

For private instructions, the opcodes for the instructions are shown in the BSDL file, and the following attribute appears:

```
attribute INSTRUCTION_PRIVATE of M1: entity is MY PRIVATE INSTR1, MY PRIVATE INSTR2;
```

By default, the UTDRs for private instructions do not appear in the BSDL file. In addition, private instructions are not included in the boundary-scan patterns. To include private instruction UTDRs in BSDL generation and to include private instructions in pattern generation, set the test bsd make private instructions public variable to true.

Example 2-9 creates BSDL and pattern files for internal and external use, where the internal files contain additional information about the private instructions.

#### Example 2-9 Generating BSDL and Patterns for Private Instructions

```
set bsd instruction -private {DEBUG INST} -code {0010} -register BOUNDARY
preview dft -bsd all
insert dft
check bsd
# create BSDL and pattern files for external use
set app var test bsd make private instructions public false;# default
write bsdl -naming check BSDL -output des.bsdl
create bsd patterns
write test -format stil -output des stil
write test -format wgl serial -output des.wgl
write test -format verilog -output des v tb.v
# create BSDL and pattern files for internal use
set app var test bsd make private instructions public true
write bsdl -naming check BSDL -output des INTERNAL.bsdl
create_bsd_patterns
write test -format stil -output des stil INTERNAL
write test -format wgl serial -output des INTERNAL.wgl
write test -format verilog -output des v tb INTERNAL.v
```

### Implementing User Instructions With HIGHZ Behavior

If a design has an Output2 port as well as an Output3 port, you can only specify a user-defined instruction for the Output3 port to behave as the HIGHZ instruction. This port is in HIGHZ when the instruction is active. The HIGHZ instruction cannot be specified for Output2 ports according to the IEEE Std 1149.1 rule.

#### Note:

Here, Output2 signifies an output buffer and Output3 signifies a tristate output buffer.

### See the following example:

```
set_bsd_instruction UDI_HIGHZ -code 0100 -register BYPASS \backslash -output condition HIGHZ
```

This instruction implements a user-defined instruction <code>UDI\_HIGHZ</code> with the same behavior as the HIGHZ instruction to the I/O ring.

# **Connecting Design Pins to TAP Logic**

You can instruct the tool to connect design pins to TAP logic as follows:

- · Asserting Design Pins By TAP Controller State
- Asserting Design Pins By Boundary-Scan Instruction

# **Asserting Design Pins By TAP Controller State**

You can hook up any of the sixteen TAP FSM state signals to a hierarchical or leaf design pin by using the  $set\_dft\_signal$  command and specifying both the TAP state signal type with the -type option and the pin path with the  $-hookup\_pin$  option. The signal types that you specify with the  $set\_dft\_signal$  command and their corresponding TAP FSM signals are listed in Table 2-10.

Table 2-10 DFT Signal Types for the TAP FSM State Signals

Signal type	TAP FSM signal	
bsd_test_logic_reset	TAP FSM Test-Logic-Reset	
bsd_run_test_idle	TAP FSM Run-Test-Idle	
bsd_select_dr_scan	TAP FSM Select-DR	
bsd_capture_dr	TAP FSM Capture-DR	
bsd_shift_dr	TAP FSM Shift-DR	
bsd_exit1_dr	TAP FSM Exit1-DR	
bsd_pause_dr	TAP FSM Pause-DR	
bsd_exit2_dr	TAP FSM Exit2-DR	
bsd_update_dr	TAP FSM Update-DR	
bsd_select_ir_scan	TAP FSM Select-IR	
bsd_capture_ir	TAP FSM Capture-IR	
bsd_shift_ir	TAP FSM Shift-IR	
bsd_exit1_ir	TAP FSM Exit1-IR	
bsd_pause_ir	TAP FSM Pause-IR	
bsd_exit2_ir	TAP FSM Exit2-IR	
bsd_update_ir	TAP FSM Update-IR	

#### Note:

You must specify the signal types and pin paths before you run the <code>insert\_dft</code> command, as the connections are made during DFT insertion.

In Example 2-10, all sixteen TAP FSM state signals are hooked up to hierarchy pins named CORE/state\_name using the set dft signal command.

#### Example 2-10 Asserting Design Pins by TAP FSM State

## **Asserting Design Pins By Boundary-Scan Instruction**


You can assert a logic value at a hierarchical or leaf design pin when a boundary-scan instruction is active by using the <code>-high</code>, <code>-low</code>, <code>-sequential\_high</code>, and <code>-sequential\_low</code> options of the <code>set bsd instruction</code> command. The syntax for these options is

```
set_bsd_instruction
  instruction_list
-view spec
...
[-high pin_name_list]
[-low pin_name_list]
[-sequential_high pin_name_list]
[-sequential_low pin_name_list]
```

When an instruction in <code>instruction\_list</code> is active, pins specified with the <code>-high</code> or <code>-sequential\_high</code> option are asserted active-high, and pins specified with the <code>-low</code> or <code>-sequential\_low</code> option are asserted active-low. You can mix multiple assertion options in the same command.

The -high and -low options create assertion logic that is combinationally decoded from the Q pins of the instruction register, as shown in Figure 2-18.

Figure 2-18 Combinational Assertion Logic for Active-High Hierarchical Design Pin




set bsd instruction CONF -view spec -high UCONFIG/EN

The combinational decode logic can produce a glitch when the instruction register changes value. Use the <code>-high</code> and <code>-low</code> options when a decode glitch cannot be captured because only the following pin types exist at the design pin or in its fanout:

- A synchronous data pin of a flip-flop clocked by TCK
- A synchronous data pin of a flip-flop clocked synchronously to TCK
- A synchronous data pin of a flip-flop that is not clocked when TCK is active

The <code>-sequential\_high</code> and <code>-sequential\_low</code> options create assertion logic that is combinationally decoded from the D pins of the instruction register, then registered to eliminate glitches, as shown in Figure 2-19. The resulting decode signal is registered on the same falling edge of TCK that updates the instruction register. Registered decodes prevent glitches at the design pins at the expense of additional sequential cells.

Figure 2-19 Registered Assertion Logic for Active-Low Leaf Design Pin



Use the <code>-sequential\_high</code> and <code>-sequential\_low</code> options when a decode glitch could be captured because any of the following pin types exist at the design pin or in its fanout:

- An asynchronous set or reset pin
- An edge-triggered or level-sensitive clock pin
- A synchronous data pin of a flip-flop clocked asynchronously to TCK
- A pad control signal that affects the outward electrical behavior of the device

All assertions change value on the falling edge of TCK that updates the instruction register, which occurs as the TAP controller exits the Update-IR state. A single instruction can assert multiple pins, and multiple instructions can assert the same pin. For more information on assertion logic, see SolvNet article 039263, "What Is the Difference Between the -high, -low, -sequential high, and -sequential low Options?"

Assertion logic is added to the existing signal connection. The original design logic before BSD insertion should drive the design pins as is required for operation when a specified instruction is not active. If a pin signal should be inactive when a specified instruction is not active, tie active-high pins to logic 0 and active-low pins to logic 1.

#### Note:

If you specify the <code>-sequential\_high</code> or <code>-sequential\_low</code> option for any pin, then any <code>-high</code> and <code>-low</code> pin assertions (for all instructions) also become registered.

## Implementing Scan-Through-TAP

The scan-through-TAP (STT) capability in the tool allows you to daisy chain the scan chains with the BSR chain to become a single chain between TDI and TDO. This results in saving scan-in, scan-out, and scan-enable pins. You implement scan-through-TAP using the IEEE Std 1149.1 user-defined instruction, which selects the scan chains between TDI and TDO.

Using scan-through-TAP, you can automate the process of

- Specifying the scan-through-TAP register containing multiple scan-chains and boundary-scan registers
- Daisy-chaining the specified scan chains or the BSRs in the scan-through-TAP register
- Synthesizing the circuitry to control the scan-chain operation by IEEE Std 1149.1 instruction
- Generating a STIL procedure file for TetraMAX ATPG

Figure 2-20 shows the scan-through-TAP flow through the DFTMAX tool to TetraMAX ATPG.




Figure 2-20 Scan-Through-TAP Flow

By using the scan-through-TAP flow provided in this section, you can specify the scan-through-TAP register, specify the necessary instructions, implement scan-through-TAP, and generate the appropriate protocol file.

# Specifying the Scan-Through-TAP Register


Use the <code>set\_dft\_signal</code> and <code>set\_scan\_path</code> commands to specify the STT register. To specify the appropriate scan-in and scan-out pins, use the signal types TDI and TDO. These signal types must appear alternately and in the exact order in which the scan chains have

been connected in the register. Use the reserved keywords BSR\_SI nd BSR\_SO to specify the boundary-scan register (BSR) serial input and output. Use the reserved keyword STT\_REG to specify the scan chain's scan in and scan out pins.

The following commands construct the scan-through-TAP register shown in Figure 2-21.

```
set dft signal -view spec -type tdi \
  -hookup pin core/si1 \
set dft signal -view spec -type tdo \
  -hookup pin core/so1 \
set dft signal -view spec -type tdi \
  -hookup pin core/si2 \
set dft signal -view spec -type tdo \
  -hookup pin core/s02 \
set dft signal -view spec -type bsd shift en \
  -hookup pin core/se \
set dft signal -view spec -type capture clk \
  -hookup pin core/clk \
set scan path STT REG -class bsd -view spec \
  -hookup {BSR SI BSR SO core/sil core/sol core/si2 \
    core/so2 core/se core/clk} -exact_length 50
set bsd instruction STT -register STT REG -code 1101
```

Figure 2-21 Scan-Through-TAP Register



#### Note:

Multiplexers are added to the scan input ports for functional mode.

### **Specifying the Scan-Through-TAP Instruction**

Use the set\_bsd\_instruction -view spec STT command to identify the desired instruction (STT\_REG) as the scan-through-TAP instruction, and implement the required logic. Only one scan-through-TAP instruction can be implemented at a time.

You can use the following command to implement the scan-through-TAP instruction:

```
set_bsd_instruction -view spec {my_stt_instruction} \
  -register STT REG -code {1101}
```

## Writing the STIL Procedure File for Scan-Through-TAP

The tool supports writing the STIL procedure file for the Scan-Through-TAP instruction as follows:

```
write_test_protocol -instruction STT -output bsd_stt.spf
```

After you specify the scan-through-TAP register and instruction, <code>insert\_dft</code> synthesizes the logic for both synchronous and asynchronous implementation. When you run <code>preview\_dft</code>, it treats and reports the scan-through-TAP instruction as it would any other user-defined instruction and the STT\_REG as any other user test data register (TDR).

The <code>insert\_dft</code> command needs only the scan register interface to create the necessary logic. You can add your scan chains either before or after you run <code>insert\_dft</code>, but you must insert them before running <code>check\_bsd</code>. The tool connects the asynchronous reset pins in the same manner as it would for other TDRs.

# Implementing a User Test Data Register Controlled by TAP

Implementing a Test Data Register control by TAP follows a design flow similar to the STT design flow. However, in this case you do not have to specify the BSR\_SI and the BSR\_SO signals as they are not a part of the TDR controlled by TAP. You do need to specify the TDR register name and the user-defined instruction name. The STIL procedure file is supported.

Example 2-11 is an example script for this flow.

#### Example 2-11 Script for Implementing a User Test Data Register Controlled by TAP

```
##### Define UTDR Register ######
set_dft_signal -view spec -type tdi -hookup_pin i_tm_reg/TM_TDI
set_dft_signal -view spec -type tdo -hookup_pin i_tm_reg/TM_TDO
set_dft_signal -view spec -type bsd_shift_en -hookup_pin i_tm_reg/ \
    TM_SHIFT_ENABLE
set_dft_signal -view spec -type capture_clk -hookup_pin i_tm_reg/ \
    TM_CAPTURE_CLK
set_dft_signal -view spec -type bsd_reset -hookup_pin i_tm_reg/ \
    TM_RESETN -active_state 0
set_scan_path TM_REG -class bsd -view spec \
    -hookup [list i_tm_reg/TM_TDI i_tm_reg/TM_TDO i_tm_reg/ \
    TM_SHIFT_ENABLE i_tm_reg/TM_CAPTURE_CLK] -exact_length 25
```

```
set_bsd_instruction TESTMODE -code {1010} -register TM_REG
preview_dft -bsd all
insert_dft
```

### **Inserting Scan on Core Logic**

Before inserting boundary-scan logic, you might want to insert scan on your core logic using the DFTMAX tool. You have two methods available to do this:

- 1. Run a 1-Pass scan synthesis and route your scan chains later. The 1-Pass scan synthesis works on the RTL netlist and only replaces nonscan cells with scan cells.
- 2. Run a simple compile and replace and route your scan chain at the gate level.

#### Note:

If you are implementing STT or UTDR controlled by TAP, the scan logic must be mapped to gates for the tool to validate the shift path of the scan logic.

For more details about scan insertion methodology, see the *DFTMAX Design-For-Test User Guide*.

## **Reducing the Number of Control Cells**

By default, each tristate output has its own dedicated control BSR cell after <code>insert\_dft</code> is run. If several tristate outputs are controlled by the same enabling signal, you can save some of the area by using one BSR cell to control them. The number of tristate outputs that can be controlled by one control BSR cell is defined by the command

```
set bsd configuration -control cell max fanout max fanout.
```

The <code>max\_fanout</code> is an integer that specifies the number of cells driven by a single BSR cell. Note:

Select an optimum <code>max\_fanout</code> number of controlled BSR cells for the tristate function of the bus to prevent ground bouncing on tristate output buses. For more information on ground bounce issues, see the <code>DFTMAX</code> Boundary Scan Reference Manual.

# Implementing the Short BSR Chain

The tool supports the partition of the BSR chain into multiple BSR chain segments. These segments are referred to known as short-BSR-chains.

With the support of Short-BSR-Chains, the BSR chain inserted by the tool can be partitioned in multiple BSR chains and access maintained to the full BSR chain. BSD Compiler adds

MUXs as appropriate to support Short-BSR-Chain and the decoded logic to connect the Short-BSR-Chain one at a time in between TDI and TDO. The default is the full BSR chain.

This capability enables you to select a few BSR cells from the full BSR chain and preload values without the need to clock the full BSR chain, saving clock cycles for any ASIC.

As shown in Figure 2-22, the TDI port of the design is connected to all the Short-BSR-Chain TDI inputs. The TDO output port of the design has a MUX selector controlled by the TAP instruction enable to connect one BSR chain at a time between TDI and TDO.

Figure 2-22 Multiple BSR Chains




Figure 2-23 shows the reconfigurable MUXs added to the full BSR chain to form the individual short BSR chains in between TDI and TDO. The default BSR chain is the full BSR chain with all the six BSR cells, whereas the short BSR chain1 contains only BSR cells 2, 3, and 4, and the short BSR chain2 contains only BSR cells 4, 5, and 6.

**BSR BSR BSR BSR BSR BSR** M M M tdi tdo 6 2 3 4 5 U U U Χ Χ Χ short\_instr\_en1 short instr en2 short\_instr\_en1 Mode Logic

Figure 2-23 Multiple BSR Chain MUX Logic

The tool allows the specification of BSR cells for a short BSR chain. The short BSR chain is constructed only from the specified BSR cells. The order of BSR cells in the short BSR chain matches the order in the specification. If a BSR cell of an embedded BSR in PAD (bsr\_segment) is part of a short BSR chain, all other embedded BSR cells of the pad are also included in the short BSR chain.

# **Associating Short-BSR-Chains With User Instructions**

The tool allows the association of short BSR chains with user instructions.

When user instructions that use short BSR chains are active, the associated short BSR chain is selected between TDI and TDO.

The set\_scan\_path command accepts short BSR chain descriptions. The chain name boundary option describes the default BSR chain. All other names specify the user-defined BSR chains. The chain name is used with the set\_bsd\_instruction to associate the BSR chain with a user specified instruction. You make no change to the ordered\_elements option specified with the command.

The set\_bsd\_instruction command accepts the association of short BSR chains with user specified instructions, using the -register and -excluded bsr condition options.

Option	Description	Choices
-register <i>name</i>	Accepts BSR chain name as a valid register associated with the user instruction. If the name matches both a BSD register and a BSR chain, the BSD register is associated with the user instruction.	
-excluded_bsr_condition CLAMP   NONE	Specify conditioning of BSR cells excluded from the specified short BSR chain.	CLAMP - all BSR cells that are not part of the specified BSR chain are conditioned as if CLAMP instruction is active.
		NONE - all BSR cells that are not part of the specified BSR chain are kept transparent while the user instruction is active.

The following set\_bsd\_instruction command options cannot be used when the TDR is a short BSR chain:

- -input clock condition
- -output condition
- -internal scan

If these options are used when the TDR is a short BSR chain, the following error message is displayed:

Error: Invalid option '%s' specified with the specified TDR.

The <code>-excluded\_bsr\_condition</code> option cannot be used with an instruction that does not use short BSR chain as TDR. If it is used, the following error message is displayed:

Error: Invalid option '%s' specified with the specified TDR.

When a specified short BSR chain is not associated with any user instructions, the following warning message is displayed:

Warning: Ignoring short BSR chain '%s'.

Because the short BSR chain is not used in any instruction, it is not implemented.

### **Short BSR Chain Instructions and EXTEST Instructions**

When a short BSR chain instruction is active, the BSR cells of the short BSR chain behave as if EXTEST is selected; that is, conditioning for BSR cells is supported for short BSR chains.

```
For example, the mode pins of input BC_1 BSR cells are connected to (EXTEST | short_bsr_chain_instr_en1 | short_bsr_instr_en2 ...).
```

Similarly the mode pins output BC\_1 or BC\_2 BSR cells or mode1 pin of BC\_7 cells are connected to (EXTEST | <short bsr instr en1> | <short bsr instr en2> ...).

The tool allows multiple user instructions that use short BSR chains as TDR.

### **Conditioning for Excluded BSR Cells**

When the short BSR chain is selected as Test Data Register (TDR) between TDI and TDO, the tool allows the following types of conditioning for BSR cells excluded from a short BSR chain:

- CLAMP All BSR cells excluded from the short BSR chain are conditioned as if CLAMP instruction is selected when the short BSR chain is selected.
- NONE All BSR cells excluded from the short BSR chain are in transparent mode when the short BSR chain is selected.

# **Previewing Short BSR Chain Instructions**

BSD preview shows the short BSR chain name as the TDR for the user instructions that use short BSR chains. BSD preview shows if a MUX has been added to the TDO of a BSR cell in the BSR cell description section. The default full BSR chain is used as the TDR for instructions EXTEST, SAMPLE, and PRELOAD. There is no change in conditioning logic added to (all) BSR cells for HIGHZ or CLAMP instructions.

# **Compliance Checking of Short BSR Chain Instructions**

For short BSR chain instructions, no additional checks are done other than what is currently done for a non-BSR TDR. (Only shift path is validated.)

A compliance check shows the short BSR chain name as the TDR for the user instructions that use short BSR chains.

## **BSDL Support for Short BSR Chain Instructions**

BSDL generated by the tool shows the short BSR chain name as the TDR for the instructions that select them.

## **BSD Vector Support for Short BSR Chain Instructions**

No UI commands have been created to support instructions specific short BSR chains.

## **Short BSR Chains Example Script**

The Example 2-12 script uses the design M1, which has input port in1, two state output port out1, and tristate output port tri1, and a bidirectional port bidi1. This example shows how to specify Short-BSR-chains with CLAMP or NONE conditioning for excluded BSR cells.

#### Example 2-12 Script for Short BSR Chain

```
# read Verilog file and logic libraries
current design M1
set dft signal -type tck -port tck
set_dft_signal -type tdi -port tdi
set_dft_signal -type tdo -port tdo
set dft signal -type tms -port tms
set dft signal -type trst -port trst -active state 0
# Default BSR chain - all other BSR cells (tri1, bidi1) will be
# added to the full BSR chain
set scan path -class bsd boundary -ordered elements {in1 out1}
# SHORT BSR CHAIN1 contains BSR cells for ports in1 and tri1.
set scan path SHORT BSR CHAIN1 -class bsd \
                               -ordered elements {in1 tri1}
\ensuremath{\mathtt{\#}} SHORT BSR CHAIN2 contains BSR cells for ports out1 and bidi1
set scan path SHORT BSR CHAIN2 -class bsd \
              -ordered elements {out1 bidi1}
# Instruction EXTEST FLASH CLAMP selects SHORT BSR CHAIN1 between
# TDI and TDO, BSR cells of ports out1, bidi1 are in CLAMP
# condition
set bsd instruction EXTEST FLASH CLAMP -register SHORT BSR CHAIN1 \
                    -excluded bsr condition CLAMP
# Instruction EXTEST FLASH TRANS selects SHORT BSR CHAIN2 between
# TDI and TDO, BSR cells of ports in1, tri1 are in transparent
# condition
set bsd instruction EXTEST FLASH TRANS -register SHORT BSR CHAIN2 \
                    -excluded bsr condition NONE
```

```
# preview shows SHORT_BSR_CHAIN1 as TDR for EXTEST_FLASH_CLAMP
# instruction, SHORT_BSR_CHAIN2 as TDR for EXTEST_FLASH_TRANS
# instruction.
preview_dft -bsd all
```

## **Previewing the Boundary-Scan Design**

You can preview your boundary-scan design before you generate it by using the preview\_dft command. This command generates a preview of the boundary-scan designs, including TAP ports, and it reports information about pad design (soft macro and library cells), test data registers, boundary-scan registers, and instructions.

#### The syntax of the command is

#### The syntax to specify all the options is

```
preview dft -bsd all
```

Example 2-13 shows a typical report generated by preview dft -bsd all.

#### Example 2-13 Boundary-Scan Design Information Described by preview dft -bsd all

```
Optional:
Register
                         Length
DEVICE ID
                       32
Instruction Register Length : 4
Instruction Encoding
                                                     : binary
Number of instructions
                                                           : 9
Instructions that select the register 'BYPASS':
BYPASS 1111
                           0001
HIGHZ
               0110
PRV1
UDT1
                         0011
Instructions that select the register 'BOUNDARY':
EXTEST 1010
                          1100
PRELOAD
SAMPLE
                         1100
Instructions that select the register 'DEVICE ID':
IDCODE 1011
                         1101
USERCODE
IDCODE capture value:
    Manufacturer id : 3
    Part Number : 2
    Version Number
Number of unused opcode(s) mapped to the BYPASS instruction: 8
Number of ports reduced or disabled: 0
Boundary Scan Register length: 6

        index
        port
        pin(s)
        package pin
        function
        type
        impl
        ccell
        disval
        rslt

        5
        clk
        U10/Z
        P1
        clock
        BC_4
        DW_BC_4
        -
        -
        -

        4
        in0
        U100/Z
        P7
        observe_only
        BC_4
        DW_BC_4
        -
        -
        -

        3
        *
        U200/E'
        -
        control
        BC_2
        DW_BC_2
        -
        -
        -

        2
        out0
        U200/A
        P8
        output3
        BC_1
        DW_BC_1
        3
        1
        Z

        1
        *
        U300/E'
        -
        control
        BC_2
        DW_BC_2
        -
        -
        -
        -

        0
        out1
        U300/A
        P9
        output3
        BC_1
        DW_BC_1
        1
        1
        Z
```

# **Generating the Boundary-Scan Design**

As discussed in the previous sections, these are the steps you take before generating a boundary-scan design:

- Read the logic library.
- 2. Read the RTL or gate-level netlist.

- 3. Define the IEEE Std 1149.1 test access ports.
- 4. Identify linkage ports.
- 5. Specify the compliance-enable pattern.
- 6. Identify the clock signals.
- 7. Configure the device identification register.
- 8. Select the boundary-scan configuration for IEEE Std 1149.1 and IEEE Std 1149.6.
- 9. Select the TAP controller reset configuration.
- 10. Declare test data registers.
- 11. Specify instructions.
- 12. (Optional) Insert scan on the core logic.
- 13. Preview the boundary-scan design.

When you finish setting all of your boundary-scan specifications, you can generate the boundary-scan design. You do this by using the insert dft command.

When you issue this command, the tool generates the boundary-scan design, synthesizes it, and outputs a status message as shown in Example 2-14. When <code>insert\_dft</code> is completed successfully, it returns a value of 1.

### Example 2-14 insert\_dft Command Output

```
Validating data propagation functionality for all instances of pad design
    pad io sstl...
Validating data propagation functionality for all instances of pad design pad in...
    pad in...
Validating data propagation functionality for all instances of pad design
    pad out lvttl...
Validating Tristate functionality for all instances of pad design
   pad io sstl...
Validating tristate functionality for all instances of pad design
   pad out lvttl...
Validating input side data propagation functionality for all instances of
   pad design pad io sstl...
  Generating the TAP
Setting local link library 'dw01.sldb dw04.sldb' on design
    'DW_tap_uc_width4_id1_idcode_opcode2_version14_part155_man_num292_sync_model'
Loading db file '/remote/srm317/clientstore/A2007.12 rel sp/snps/
    synopsys-d/libraries/syn/dw01.sldb'
Loading db file '/remote/srm317/clientstore/A2007.12_rel_sp/snps/synopsys-d/libraries/
    syn/dw04.sldb'
  Allocating blocks in
    'DW tap uc width4 id1 idcode opcode2 version14 part155_man_num292_sync_mode1'
  Building model 'DW01 MUX'
  Building model 'DW01_mmux_width2'
 Building model 'DW01_mmux_width3'
Building model 'DW01_mmux_width4'
```

```
Building model 'DW01 mmux width5'
Statistics for case statements in always block at line 152 in file
   './DW TAPFSM str.vhd.e'
______
| Line | full/ parallel |
_____
| 155 | auto/auto |
_____
Setting local link library 'dw01.sldb' on design 'DW TAPFSM sync model'
 Allocating blocks in 'DW TAPFSM sync mode1'
 Building model 'DW01 NAND2'
Building model 'DW01_NOT'

Building model 'DW_TAPFSM_sync_mode1'

Information: full structuring bails at 25009 on 16 x 32 : 256. (OPT-555)
Setting local link library 'dw04.sldb' on design 'DW INSTRREG width4'
 Allocating blocks in 'DW INSTRREG width4'
 Building model 'DW CAPTURE'
 Building model 'DW INSTRREG width4'
 Building model 'DW BYPASS'
Setting local link library 'dw04.sldb' on design
    'DW_IDREGUC_version14_part155_man_num292'
 Allocating blocks in 'DW IDREGUC version14 part155 man num292'
 Building model 'DW IDREGUC version14 part155 man num292'
Created db design
   'bsd test DW tap uc width4 id1 idcode opcode2 version14 part155 man num29
2 sync model' from module 'DW tap uc'(impl: 'str', lib: 'DW04') for lib cell
    'bsd test DW tap inst' of library 'DW04'
Structuring
   'bsd test DW tap uc width4 id1 idcode opcode2 version14 part155 man num29
   2 sync mode1'
Information: full structuring bails at 25008 on 19 x 17 : 245. (OPT-555)
 Mapping
   'bsd test DW tap uc width4 id1 idcode opcode2 version14 part155 man num29
   2 sync mode1'
                  WORST NEG TOTAL NEG DESIGN
   TIME AREA SLACK SLACK RULE COST
  0:00:27 1246.5 0.00 0.0 1.9
 Generating the BSR cells
Setting local link library 'dw04.sldb' on design 'DW bc 2'
 Allocating blocks in 'DW bc 2'
Setting local link library 'dw04.sldb' on design 'DW_CAPUP'
 Allocating blocks in 'DW CAPUP'
 Building model 'DW CAPUP'
Created db design 'bsd test DW bc 2' from module 'DW bc 2'(impl: 'str',
   lib: 'DW04') for
lib cell 'bsd test m dq0[0] bsr1' of library 'DW04'
 Structuring 'bsd_test_DW_bc_2'
 Mapping 'bsd_test_DW_bc_2'
Setting local link library 'dw04.sldb' on design 'DW bc 7'
 Allocating blocks in 'DW bc 7'
Created db design 'bsd test \overline{DW} bc 7' from module 'DW bc 7' (impl: 'str', lib: 'DW04')
   for lib_cell 'bsd_test_m_dq0[0]_bsr2' of library 'DW04'
 Structuring 'bsd test DW bc 7'
 Mapping 'bsd_test_DW_bc_7'
   0:00:30
              45.1
```

```
Mapping 10 unused opcode(s) to the BYPASS instruction Generating the control logic
Writing implemented instructions information to the design Creating Hierarchy for Boundary Scan Logic ...
Structuring 'bsd_test_Decoder_inst_design'
Mapping 'bsd_test_Decoder_inst_design'
0:00:31 1922.3 0.00 0.0 33.8
Structuring 'bsd_test_BSR_mode_inst_design'
Mapping 'bsd_test_BSR_mode_inst_design'
```

The <code>insert\_dft</code> command inserts IEEE Std 1149.1 and 1149.6 compliant boundary-scan circuitry by using DesignWare components. During synthesis, it maps all boundary-scan logic inserted by the command.

For information on Inserting Boundary Scan components for IEEE Std 1149.6-2003, see Chapter 3, "Inserting Boundary-Scan Components for IEEE Std 1149.6-2003."

As discussed in previous sections, the following design requirements must be fulfilled:

- All pads on design ports must be present and functional, unless the ports are specified as linkage bits.
- All mandatory TAP ports must be specified.

If pads or TAP ports are missing, or if TAP functionality is not present, errors are generated and the command terminates without completion. If pads are missing, they must be specified as linkage bits.

# Modification of Hierarchical Cells With dont\_touch Attribute

If you have set a <code>dont\_touch</code> attribute on a hierarchical cell that requires modification during boundary-scan insertion, the tool carries out the modification of the <code>dont\_touch</code> cell and issues a warning:

```
Warning: Cell 'pads' has 'dont_touch' attribute. It will be ignored. (TEST-1840)
```

This can occur if the tool must connect to pads inside a <code>dont\_touch</code> hierarchical cell, or if a <code>set\_dft\_location</code> command specifies to insert TAP controller or BSR logic inside a <code>dont\_touch</code> hierarchical cell.

# **Writing a Final Gate-Level Netlist**

If you want to perform any of the following three tasks:

- · Place and route of your design
- Automatic test pattern simulation (ATPG)
- BSD Pattern Simulation

You must first generate a gate-level netlist of your design. However, you do not need to generate the netlist to continue with verification of the boundary-scan design, which is covered in Chapter 4, "Verifying the Boundary-Scan Design."

You can write a gate-level netlist in VHDL, .ddc, or Verilog formats. The following example writes out a Verilog netlist with the IEEE Std 1149.1 logic.

```
# this is required for gate-level netlist generation
change_names -rules verilog | vhdl -hierarchy
write -hierarchy -format verilog -output bsd design.v
```

When using create\_bsd\_patterns and write\_test and write\_bsdl -output to write to a file, you need to make sure the file is write permissible, if it exists in the target directory.

# Reading the RTL or Gate-Level Netlist

You need a properly formatted RTL or gate-level netlist before you can begin boundary-scan insertion.

This netlist must meet certain design requirements, which are detailed in the following sections.

# **Design Requirements**

Your RTL design can be in either of the following Design Compiler approved formats:

- Verilog
- VHDL


You can use a Verilog or VHDL gate-level netlist, but it should be in Synopsys database format (.db or .ddc) to preserve the attributes used during boundary-scan synthesis. If you do use a gate-level netlist, you need not synthesize the core.

Your top-level design must have the following three characteristics:

The interface between the core and the boundary-scan logic must be defined. Every data
pin in the core design interface must have a corresponding pad cell (see Figure 2-24).
The core can contain logic, or it can be empty.

If you use a design with an empty core for the purpose of increasing runtime performance, you must be aware of any feed-through logic in the core (for example, wires, clock signals) and any constraints that are provided to the I/O pads by the core (for example, enable signals, test modes) that you removed. The core logic is not necessary for compliance checking because no simulation is done on it, but any constraints provided to the I/O by the core must be satisfied to pass compliance.

Figure 2-24 Data Pins in Core Design Interface Have Corresponding Pad Cells



2. The top-level design must have I/O pad cells for all functional ports. The pad cells must be linked to the core design pins. There must be a one-to-one correspondence to top-level ports and core pins.

#### Note:

The pads for test access port (TAP) signals should be connected only on the port side of the design, not on the core side of the design. If connected to the core side, the tool

breaks these connections as the pads must be dedicated pads as specified by IEEE Std 1149.1.

3. The design might or might not have scan chains inserted, but all scan ports must be defined. Each scan port at the core level must have a corresponding pad cell and port on the top level, regardless of whether scan has been inserted.

## **Reading the HDL Source Files**

Input the HDL source files using the read command or the analyze and elaborate commands. For example, to read a Verilog design file, enter the following command:

```
dc shell> read file -format verilog my design.v
```

To read a VHDL design file, enter the following command:

```
dc_shell> read_file -format verilog my_design.v
dc_shell> analyze -format vhdl my_design.v
dc shell> elaborate my design
```

To save execution time in subsequent dc\_shell sessions, you can save the design in .ddc format using the following command:

```
dc shell> write -format ddc -hierarchy -output my_design.ddc
```

Read the .ddc file using the following command.

```
dc shell> read_file -format ddc my_design.ddc
```

For more information about these commands, see the Design Compiler documentation.

# Reading HDL Source Files With Library Pad Cells

The tool supports the use of library pad cells in the netlist. To use library pad cells in your design, you must set the pad\_cell and is\_pad attributes.

```
pad_cell : true ;
```

This attribute is set within the library cell, and its value should be true.

```
• is pad : true;
```

This attribute is set within the library cell pin that is connected to the port, and its value should be true.

An example of a portion of the library cell, in which these attributes are defined, is shown in Example 2-15.

#### Example 2-15 Library Pad Cell

```
cell(IBUF1) {
   area : 2;
   pad_cell : true;

pin(A) {
    direction : input;
    capacitance : 1;
   is_pad : true;
   hysteresis : true;
   input_voltage : CMOS_SCHMITT;
   ...
}
```

You should make sure that each pad cell of your design has these two attributes set appropriately. If these attributes are missing on the pad cell, you can set them explicitly by using the set attribute command as in the following example:

The following example shows how to set pad cell attributes for internal pull-up:

## Reading HDL Source Files With Differential I/O Pad Cells

The tool supports the use of differential I/O pad cells in the netlist. To use the I/O pad cell, you must set the <code>complementary\_pin</code> attribute in the library cell. Setting this attribute identifies the differential input inverting pin with which the noninverting pin is associated and from which it inherits timing information and associated attributes.

```
To set the complementary_pin attribute, use the following Liberty syntax complementary pin "string";
```

Specify the <code>complementary\_pin</code> attribute to get the correct <code>check\_bsd</code> and BSDL generation. In the absence of correct attribute settings, <code>check\_bsd</code> incorrectly infers the differential ports. If you use the pad design specification then <code>check\_bsd</code> infers the differential port correctly.

Example 2-16 shows a differential I/O pad with the complementary\_pin attribute set to pin PADN for pin PAD.

#### Example 2-16 complementary pin Attribute

```
cell(diff_in) {
  pad_cell : true;
  pad_drivers : 1;
  cell_footprint : pc3d_2096;
  area : 2095.85299744898;
  scaling_factors : diff_in_factors ;
  cell_leakage_power : 19525.492 ;
  pin(PAD) {
    direction : input;
    is_pad : true;
    complementary_pin : ("PADN");
  }
}
```

If the <code>complementary\_pin</code> attribute is missing on the differential pad cell, you can set it explicitly by using the <code>set\_attribute</code> command as shown in <code>Example 2-17</code>.

### Example 2-17 Setting the complementary\_pin Attribute

See the Library Compiler documentation for more information on defining differential I/O pad cells. For more information on understanding differential I/O pad cells, see the *DFTMAX Boundary Scan Reference Manual*.

# **Enabling the Boundary-Scan Feature**

Before you execute preview\_dft and insert\_dft commands you need to enable the boundary-scan feature as follows:

```
## enable bsd and disable scan ##
set dft configuration -bsd enable -scan disable
```

## **Specifying Complex Pad Designs**

The tool allows you to specify complex pads in Liberty models and in Verilog structural models. The Verilog structural pad models are known as soft macro pads. For more information on the soft macro pads, see the *DFTMAX Boundary Scan Reference Manual*.

You provide the Verilog structural models for the pads. All instances must be supported by the logic library (no black boxes). The pad design model or the library cell must be loaded in the Design Compiler database.

To specify a complex pad, first identify the soft macro pad or the liberty pad models to be used. You can then associate the pad cell signals with the pad design pins using the define dft design command, as follows:

```
define_dft_design -design_name design_name -type PAD
        [-interface access list] [-params param list]
```

Table 2-11 describes the options of the define\_dft\_design command used to specify pad designs.

Table 2-11 The define dft design Command Options

Option	Description	Choices
-design_name  design_name	Identifies the design in memory that is instantiated during boundary-scan insertion.	
-type	Specifies the PAD cell design.	PAD - Specifies a PAD cell design TAP - Specifies a custom TAP design equivalent to DW_tap interface TAP_UC - Specifies a custom TAP design equivalent to DW_tap_uc interface
-interface access_list	Specifies the list of signal mapping triplets relating a signal type to a pin of the specified design. Valid signal mapping: signal_type pin_name pin_polarity	data_in – Input of OUTPUT2/ OUTPUT3/INOUT tristate buffer where the BSR can be inserted or for the tool to recognize this pin, if used for TDO
		data_out – Output of the INPUT/ INOUT buffer where the BSR can be inserted or for the tool to recognize this pin, if used for the TAP ports defined in set dft signal for TCK, TRST and
		others

Table 2-11 The define\_dft\_design Command Options (Continued)

#### Option Description Choices

enable – Enable of the OUTPUT3/ INOUT tristate buffer where the control BSR can be inserted or for the tool to recognize, if used for TDO enable

port - Input of INOUT pad, Output of OUTPUT2/OUTPUT3/INOUT pads

low – When multiple enable pins are present, use low to control the enable signal by TAP to a LOW state

high – When multiple enable pins are present, use high to control the enable signal by TAP to a HIGH state

pin\_polarity: h - active high polarity I - active low polarity

receiver\_p - specifies the core side pins of the positive Test Receivers of the pad

receiver\_n - specifies the core side pins of the negative test receivers of the pad

ac\_init\_clk - specifies the clock pins of hysteretic memories of positive and negative test receivers of the pad

ac\_init\_data\_p - specifies the initialization pins of hysteretic memories of positive test receivers of the pad

ac\_init\_data\_n - specifies the initialization pins of hysteretic memories of negative test receivers of the pad

Table 2-11 The define\_dft\_design Command Options (Continued)

Option	Description	Choices
		ac_mode - specify whether the comparator is sensitive to input levels (DC mode) or sensitive to input transitions (AC mode). 1 indicates AC Mode and 0 indicates DC Mode
		Note: For test receivers of nondifferential input/bidi ports, receiver_p, ac_init_data_p signal types should be used. A BC_1, BC_2, or BC_4 (default) BSR cell is inserted for receiver_p, receiver_n pins of a PAD cell.
-params <i>param</i>	Specifies the parameter for the pad cell design, as follows: \$pad_type\$ string - type of pad cell	input – If the input option is defined, the signal_type defined by the -access option is expected to be data_out.
		output – If the output option is defined, the signal_type defined by the -access option is expected to be data_in.
		tristate_output – If the tristate_output option is defined, the signal_type defined by the -access option is expected to be data_in or enable.
		bidirectional – If the bidirectional option is defined, the signal_type defined by the -access option is expected to be data_in, data_out, or enable.
		open_drain_output – If the open_drain_output option is defined, the signal_type defined by the -access option is expected to be enable.
		open_source_output – If the open_source_output option is defined, the signal_type defined by the -access option is expected to be enable.

Table 2-11 The define\_dft\_design Command Options (Continued)

Option	Description	Choices
		open_drain_bidirectional – Expects enable and data_out.
		open_source_bidirectional – Expects enable and data_out.
	\$lp_time\$ string - specifies the low pass time constant for the pad's test receiver	time_string should be a string of positive, nonzero real numbers, in units of nanoseconds
	\$hp_time\$ string - specifies the high pass time constant for the pad's test receiver	time_string should be a string of positive, nonzero real numbers, in units of nanoseconds
	<pre>\$on_chip\$ boolean - specifies that the pad's test receiver has on chip AC coupling</pre>	true   false
	The info specified for lp_time, hp_time, on_chip is used only in BSDL generation.	
	\$differential\$ string - Specifies whether the pad cell is a differential pad cell. For differential pad designs, both ports (high and low) must be specified. For other (nondifferential) pad designs, the port should be specified if the pad design must be validated during preview_dft or insert_dft.	true   false
	\$lib_cell\$ string - Specifies whether or not the pad design is a library cell.	true   false
	\$disable_res\$ string - Specifies the disable result for a tristate output pad if the write_bsdl command is used.	WEAK0 – external pulldown WEAK1 – external pullup PULL0 – internal pulldown PULL1 – internal pullup Z – high-impedance state

#### Note:

When setting the \$differential\$ parameter for differential pad designs, you must specify both ports with pin polarity high and low. For all other nondifferential pad designs, you need to specify port only.

When setting pad design specifications to characterize the functionality of a differential pad port using the pad design command <code>define\_dft\_design -interface</code>, you must specify h for the noninverted port and 1 for the inverted port of the differential pad connected to the design ports, as show in Example 2-18.

#### Example 2-18 Setting Pad Design Specifications to Characterize Differential Pad Functionality

Assume a design called my\_output\_buffer\_inverted is used as a pad cell. This design has an input pin A, an output pin Z, and other input and output pins. Example 2-19 shows the command options to use to characterize the pad cell.

### Example 2-19 Characterizing a Pad Cell

Always specify the access on the opposite side of the pad. For example, data\_out access belongs on input pads, and data\_in access belongs on output, tristate\_output, or bidirectional pads.

The polarity of the enable port on bidirectional and tristate output pads should be set to transparent mode or high impedance mode, the value of which depends on whether your pad is active-high or active-low.

When setting pad design specifications to characterize the functionality of a complex pad design using define\_dft\_design -interface, you must always specify the output port of the complex pad connected to the design port. Example 2-20 shows the command options to use to specify the port.

## Example 2-20 Specifying the Output Port of a Complex Pad

The define\_dft\_design command supports open\_source\_output and open source bidirectional pads, as well as open drain output and

open\_drain\_bidirectional. The open source pad goes to high impedance Z when its function is evaluated to logic 0 (0/Z). This pad is designed without the pull-down transistor. The open drain pad goes to high impedance Z when its function is evaluated to 1 (1/Z). This pad is designed without the pull-up transistor.


#### Note:

If you are validating soft macro pads or library pad cells with a pad design, you must constrain compliance-enable ports using <code>set\_bsd\_compliance</code> or pad designs command options high and low for the TAP to these compliance-enable ports. You can alternately provide the functional constraints of the pads in the design before running the <code>preview dft</code> command, as shown in <code>Example 2-21</code>.

#### Example 2-21 Defining the Functional Constraints for a Pad

See Figure 2-25 for the figurative representation of this example.

Figure 2-25 Figure for Example 2-21



Use the  $\mathtt{set\_bsd\_configuration}$  -check\_pad\_designs command to control the validation of the soft macro pad designs.

#### Note:

When using the pad design command the pin polarity is high (h) for active high pin polarity, and low (l) for active low polarity; the pad design command supports both access types—high and low for the TAP FSM state to control this signal during compliance checking.

# **Using the Test Receivers in a Different Hierarchy**

The following procedure describes another UI model that you can use for test receivers (TX).

- Ensure that the port is connected to the pad and the receiver cell.
- If the pad is differential, the differential attribute should be set on the pad and the differential ports should be connected to corresponding receiver cells.
- Both the pad and the receiver cells should be described with the define\_dft\_design command as pad designs.
- For the receiver cells, the interface should describe the receiver pin that is connected to the port as a port signal type.
- All other receiver pins are described the way that a pad design is described.
- Only the positive receiver cells should have the timing attributes.
- Ensure that the pad design name and the pad pin name pairs are not overloaded or have different semantics.

Use a unique design for the receiver cells of the port, so the tool knows which cell is used as the receiver for the positive and the negative.

Example 2-22 shows the UI model in which IEEE\_1149\_6\_1V8 is used as a receiver cell for both positive and negative legs of the port. IEEE\_1149\_6\_1V8\_TR\_N is a wrapper around IEEE 1149 6 1V8 that differentiates between the RX positive and negative models.

#### Example 2-22 UI Model for Using the Test Receivers

```
## RX for the positive leg
define dft design -design name IEEE 1149 6 1V8 \
   -type PAD \
   -interface { port D h receiver p TR h ac init clk IC h ac init data p
ID h ac mode AC h } \
   -params {$pad type$ string input $lp time$ float 5.0 $hp time$ float
## RX for the negative leg
define dft design -design name IEEE 1149 6 1V8 TR N \
   -type PAD \
   -interface { port D h receiver n TR h ac init clk IC h ac init data n
ID h ac mode AC h } \
   -params {$pad type$ string input}
## differential driver
\tt define\_dft\_design \ -design \ name \ LVDSREC1G25 \ 1V8 \ STAG \ -type \ PAD \ \setminus \\
      -params {$pad type$ string input $differential$ string true
$lib cell$ string true } \
     -interface {data out DS h port VIA h port VIB l low EN h }
```

If the test receiver (RX) and the differential driver are in the same model, then only one pad design command is required for the pad and the two test receiver (RX) components. Example 2-23 is a script where the test receiver (RX) and the differential driver are in the same model.

## Example 2-23 INPUT DIFF\_RX\_HYST Pad With Test Receiver and Hysteresis Model

# **Specifying Complex Soft Macro Pads**

When a Liberty pad cell has complex pin functions, the pad pin functions can be modeled as a soft macro pad cell using structural Verilog and standard library cells. These models can be instantiated as part of the design pad reference and specified using the pad design command. These include all combinations of single-ended and double-ended transmitter/receivers for pad design validation, synthesis, and compliance checking.

When specifying complex soft macro pads, the <code>define\_dft\_design</code> access signal types low, high, and observe are synthesized as follows:

· low and high

If the pad access pins specified for <code>[high | low]</code> are floating (unconnected), they are tied to 1'b1 and 1'b0. If the pad pins are functionally connected to 1'b1 and 1'b0 in the netlist, no changes are made to them. Otherwise, they are connected to (func\_drvr, test\_logic\_reset\_state\_inv), or (func\_drvr, test\_logic\_reset\_state).

This assumes that the TAP controller is set to test logic reset during the mission mode

observe

The tool inserts OBSERVE Boundary-scan cells (BC\_4 type) to data pins specified in the pad design command interface; the pin specified in the pad interface for observe cell insertion is not the data pin associated to the pad port. The OBSERVE BSR cells of output pads become internal cells in the BSDL file after compliance.

Use the  $set\_boundary\_cell$  -function command to define pin functions. You can specify the following types:

- input
- input inverted
- output
- output inverted
- bidir
- bidir\_inverted
- control
- observe
- receiver p
- receiver n
- ac select
- none

The tool inserts BSR cells at pin sites with the access signal type <code>observe</code>. The <code>-function</code> option of the <code>set\_boundary\_cell</code> command defines the BSR cell implementation. If the BSR cell identifier represents a BSR cell of type not equal to BC\_4, then a warning occurs and the default BSR cell type BC\_4 is used.

The -function option does not support specifying different BC\_4 implementations for different observe pins at a port pad. However, use the pad design command interface observe to specify different observe pins at a port pad.

The syntax for specifying an observe BSR cell for complex soft macro pads with the set boundary cell command is

```
set_boundary_cell
    -type BC_4
    -function observe
    -ports port_name
    -class bsd
```


The following example applied to the pad design in Figure 2-26 on page 2-90 results in the boundary scan design shown in Figure 2-27 on page 2-91.

## Example 2-24 USB Differential Bidirectional Pad Cell

```
define_dft_design -design_name USB_DIFF_PAD -type PAD \
    -interface {data_in DPO h data_in DNO 1 enable EN_3 1 \
        port DPos h port DNeg 1 data_out DF_I h observer DPI h \
        observe DNI h low EN_2 h}
    -params {$pad_type string \
            bidirectional $differential$ string true}

set_boundary_cell -class bsd -type BC_2 \
        -function input -ports BIDI
set_boundary_cell -class bsd -design BC_2_FAST \
        -function output_inverted -ports BIDI
set_boundary_cell -class bsd -design BC_4_SLOW \
        -function observe -ports BIDI
set_boundary_cell -class bsd -type BC_2_FAST \
        -function control -ports BIDI -name CTL1
```

Figure 2-26 USB Differential Bidirectional Pad






Figure 2-27 BSD for USB Differential Bidirectional Pad

Preview BSD supports independent differential legs for pad design validation. During synthesis, BSR cells can be inserted on both independent differential legs.


For differential output pads one data\_in pin is required with the associated positive port of the differential pad. Compliance checking treats the differential legs independently on the output side.

The following example applied to the pad design in Figure 2-28 on page 2-92 results in the boundary scan design shown in Figure 2-29 on page 2-93.

## Example 2-25 Pad Cell With Multiple Enable Pins

```
define_dft_design -design_name MY_IN_PAD -type PAD \
   -interface {data_in DO h enable EN_1 h data_out DI h low PI h high \
    EN_3 h high EN_4 h observe EN_2 h port PAD h} \
    -params {$pad type$ string bidirectional}
```

Figure 2-28 Pad With Multiple Enable Pins






Figure 2-29 BSD for Pad Cell With Multiple Enable Pins

You can set the enable, data\_out, and data\_in pins with the <code>define\_dft\_design</code> command. In addition, you can insert observe-only BSR cells on any unused enable pins with the observe access signal type.

You can also drive some or all of the enable pins with logic 0/1 values.

# **Validating Soft-Macro DFT Design Specifications**

The define\_dft\_design command specifies interface information for DFT designs such as complex pad cells and custom TAP controllers. The DFT design can be a black box, library cell, or design netlist (soft macro).

Consider the following soft-macro pad design that contains two pad cells:

```
module pad_block (in1, in2, out1, out2, en1, en2, IO1, IO2);
input in1, in2, en1, en2;
output out1, out2;
```

```
inout IO1, IO2;
bidi_pad PAD1 (.out(out1), .in(in1), .en1(en1), .en2(1'b1), .pad(IO1));
bidi_pad PAD2 (.out(out2), .in(in2), .en1(en2), .en2(1'b1), .pad(IO2));
endmodule
```

The interface pins of the two pad cells within the block can be defined at the block boundary using two define\_dft\_design commands. However, by default the tool accepts these specifications as-is. The following incorrect specifications, which incorrectly swap IO1 and IO2, are not flagged:

```
define dft design -design name pad block \
  -type PAD \
  -interface { \
   data in in1 h data out out1 h enable en1 l \
   port IO2 h } \
  -params { \
    $pad type$ string bidirectional \
    $lib cell$ string false }
define dft design -design name pad block \
  -type PAD \
  -interface { \
    data in in2 h data_out out2 h enable en2 l \setminus
    port IO1 h } \
  -params { \
    $pad type$ string bidirectional \
    $lib cell$ string false}
```

You can catch such errors by using the -validate option of the  $define_dft_design$  command. When this option is set to true, the  $define_dft_design$  command performs the following validation:

- Make a list of all specified interface pins that are output or inout ports of the netlist design specified by the <code>-design name option</code>.
- For each output or inout port, verify that the port has a topological connection to at least one netlist input port listed in the -interface specification.

The topological check is a simple connectivity check only; it traces through upstream combinational and sequential cells without analyzing cell functionality or design constants. If the check fails, the <code>define dft design</code> command issues an error:

```
Error: Specified port 'IO2' is not connected to other specified ports. Discarded dft design specification. \ensuremath{\text{O}}
```

The -validate true option is considered only for soft-macro (design netlist) representations; it is ignored for black box or library cell representations.

The default of the -validate option is false so that DFT design specifications that rely on port inference do not cause validation failures.

# The Boundary-Scan RTL Generation Flow

The RTL generation flow allows you to create an RTL representation of an IEEE Std 1149.1 and 1149.6 implementation in your design. First, you configure the boundary-scan design using the usual configuration commands. Then, the tool generates a complete RTL file containing the TAP controller, the boundary-scan chain, the instruction register decode block, and their connectivity to the core logic.

The RTL generation flow is described in the following sections:

- Introduction
- Using the RTL Generation Flow
- Input RTL for the Pad I/O Ring and Core Logic
- Output RTL for the Boundary-Scan Generated Design
- Reading In the Boundary-Scan Design RTL
- Verifying the RTL Boundary-Scan Design
- RTL Generation Script Example With Black-Box Core
- RTL Generation Script Example With Full RTL Core Model
- VCS Simulation Script Example
- Limitations

#### Introduction

Figure 2-30 shows the inputs and outputs of the RTL generation flow. In this flow, the tool generates the following:

- A complete Verilog RTL file for an IEEE Std 1149.1 or 1149.6 implementation, which
  includes the TAP controller, the boundary-scan chain, the instruction register decode
  block, and their connectivity to the I/O pads and core logic
- The Boundary Scan Description Language (BSDL) file, generated using the pin map file
- The test patterns in STIL format
- The Verilog testbench

Figure 2-30 Boundary-Scan RTL Generation I/O Diagram





Figure 2-31 shows the RTL generation flow.

Figure 2-31 Boundary-Scan RTL Flow



## **Using the RTL Generation Flow**

To use the RTL generation flow, do the following:

1. Read the top-level Verilog file containing the pad I/O ring and core logic connections:

```
dc shell> read_verilog top_with_pads.v
```

See "Input RTL for the Pad I/O Ring and Core Logic" on page 2-98 for information on how the core logic should be represented.

2. Enable boundary-scan insertion along with the RTL generation flow:

```
dc_shell> set_dft_configuration -scan disable -bsd enable
dc shell> set bsd configuration -rtl enable
```

- 3. Configure the boundary-scan design in the usual way. This includes one or more of the following steps:
  - Select the required IEEE Std 1149.1 or 1149.6.
  - Identify the boundary-scan TAP (test access ports) using the set\_dft\_signal command.
  - o Identify any linkage ports using the set bsd linkage port command.
  - Specify the compliance-enable pattern.
  - o Define clock ports using the set dft signal command.
  - Define the boundary-scan register configuration, and assign all boundary-scan register instructions.
  - Configure the device identification register and its capture value.
  - Select boundary-scan cells from the default cell types.
- 4. Preview the boundary-scan logic:

```
dc shell> preview dft -bsd all
```

5. Create the boundary-scan RTL design:

```
dc_shell> insert_dft
```

6. Generate the BSDL file and the functional, leakage, and DC parametric test vectors.

```
dc_shell> write_bsdl -output TOP_bsd.bsdl

dc_shell> create_bsd_patterns -type all
dc shell> write test -format stil -output bsd patterns
```

7. Remove the core design from memory:

```
dc shell> remove design -hierarchy CORE
```

This prevents duplicate core modules during simulation.

8. Generate a top-level Verilog file that contains boundary-scan design RTL (without the core):

In the RTL generation flow, do not use the write command to write netlist representations of the design.

By default, the <code>write\_bsd\_rtl</code> command writes the I/O pads, core logic instantiation, the TAP controller, and the boundary-scan chain to a single RTL file. You can optionally create separate RTL files for the TAP controller and boundary-scan chain logic by using the <code>-tap</code> and <code>-bsr</code> options of the <code>write\_bsd\_rtl</code> command, respectively. For more information, see the man page.

## Input RTL for the Pad I/O Ring and Core Logic

The input RTL must define a top-level module that contains the following:

I/O pad ring

The I/O pads can be represented by library cells or a soft macro. Advanced I/O pads can be represented by black-box models, but note that all I/Os are required for compliance simulation.

Core logic instance

The core logic can be represented as described in the following sections:


- "Representing Core Logic With a Black-Box Module" on page 2-100
- "Representing Core Logic With a Full RTL or Netlist Module" on page 2-100
- Pad connections to ports
- · Pad connections to core instance

The input RTL must be an interconnect-only design with pad cells; it cannot contain any additional RTL logic.

The tool uses the top-level port types in the input RTL to determine how the boundary-scan register is constructed. The default boundary-scan cell types are described in "Using Predefined Boundary-Scan Registers" on page 2-5.

Figure 2-32 and Example 2-26 show a Verilog top-level module that contains an I/O pad ring along with a core logic instance. Ports TDI, TDO, TMS, TCK, and TRST\_N are TAP ports.

Figure 2-32 Input RTL Design Structure



Example 2-26 Verilog Top-Level Design With I/O Ring Netlist

```
module TOP (clk, d, tck, tms, tdi, trst n, tdo, in1, out1, out2, bidi1);
     input d, clk;
     input tck, tms, tdi, trst n;
     output tdo;
     input in1;
     output out1, out2, bidi1;
     wire i clk, i d, i in1, o en1, o en2, o out1, o out2, o bidi1;
     IBUF2 U2 (.A(trst n), .Z());
     IBUF2 U3 (.A(tdi), .Z());
     IBUF2 U4 (.A(tms), .Z());
     IBUF2 U5 (.A(tck), .Z());
     BIDI U6 (.A(), .E(), .Z(tdo));
     IBUF2 U7 (.A(in1), .Z(i in1));
     IBUF2 U8 (.A(clk), .Z(i_clk));
     IBUF2 U9 (.A(d), .Z(i d));
     BIDI U10 (.A(o bidi1), .E(o en1), .Z(bidi1));
     OBUF2 U11 (.A(o out1), .Z(out1));
     BIDI U12 (.A(o out2), .E(o en2), .Z(out2));
     CORE core inst (i clk, i d, i in1, o en1, o en2, o out1,
                     o out2, o bidi1);
```

endmodule

## Representing Core Logic With a Black-Box Module

You can represent the core logic with a black-box core module. This module can easily be constructed by removing all logic from an RTL or netlist representation of the core, leaving only the I/O ports defined. Example 2-27 shows a Verilog black-box core module.

## Example 2-27 Verilog Black Box With I/O Ring Netlist

```
module CORE (i_clk, i_d, i_in1, o_en1, o_en2, o_out1, o_out2, o_bidi1);
    input i_clk, i_d;
    input i_in1;
    output o_en1, o_en2;
    output o_out1, o_out2, o_bidi1;

// core logic is removed
endmodule
```

You must remove the black-box core design from memory before running the write\_bsd\_rtl command. Otherwise, the output RTL will contain an empty core module that conflicts with the RTL core model used for simulation.

# Representing Core Logic With a Full RTL or Netlist Module

You can represent the design with a full RTL or logic netlist representation of the core:

```
# Read RTL files, including full RTL for core
read_verilog {top_with_pads.v}
read verilog {core.v clkgen.v subcore1.v subcore2.v ...}
```

However, you must still remove the core design from memory before running the write\_bsd\_rtl command. If you do not, the core is written out as an unmapped GTECH netlist, which should not be used for synthesis or simulation.

# **Output RTL for the Boundary-Scan Generated Design**

The generated boundary-scan output file is a Verilog RTL file. It includes the RTL modules for the TAP controller and boundary-scan components, and their connections to the I/O pads and core logic. Figure 2-33 shows a diagram of the RTL design after the <code>insert\_dft</code> command is run.

TDI CORE

TDO

TDO

TDO

Figure 2-33 Output Boundary Scan RTL Design

The output RTL design contains the TAP controller block and the BSR (boundary-scan register) block:

- The DW\_tap instance is the RTL component for the TAP controller. This component includes the following test data registers:
  - TAP FSM state machine register
  - Instruction register
  - BYPASS register, if needed
  - o DEVICE ID register, if needed
- The BSR\_top instance describes the boundary-scan register (BSR) chain, which
  contains all the boundary-scan cells for all ports in the design. The boundary-scan cells
  are RTL components of the BSR chain.

The boundary-scan register chain is created by connecting the boundary-scan cells to form a chain from TDI to TDO.

# Reading In the Boundary-Scan Design RTL

The RTL written out by the write\_bsd\_rtl command passes Verilog parameters down through its hierarchy. For example,

```
DFT_TAPFSM #(
    .sync_mode(sync_mode),
    .fsm_width(fsm_width))
U1(
    .tck(tck),
    .trst_n(trst_n),
```

To read in the boundary-scan RTL files for synthesis, you must use the analyze and elaborate commands, which support parameter-based elaboration:

```
# needed if no WORK directory was previously defined
file mkdir ./WORK
define_design_lib WORK -path ./WORK

# analyze and elaborate boundary-scan RTL
analyze -format verilog {top_with_pads_and_bsd_rtl.v}
elaborate TOP
link
```

The read\_verilog command does not support parameter-based elaboration. If you use it to read in the boundary-scan RTL, you will see errors during link:

```
dc shell> link
Information: Building the design 'DFT TAPFSM' instantiated from design
'ChipLevel DW tap uc width4 id0 idcode opcode1 version0 part0 man num0
sync model with
       the parameters "sync mode=1,fsm width=16". (HDL-193)
Warning: Cannot find the design 'DFT TAPFSM' in the library 'WORK'.
(LBR-1)
Information: Building the design 'DFT INSTRREG1' instantiated from design
'ChipLevel_DW_tap_uc_width4 id0 idcode opcode1 version0 part0 man num0
sync model with
       the parameters "width=4". (HDL-193)
Warning: Cannot find the design 'DFT INSTRREG1' in the library 'WORK'.
(LBR-1)
Warning: Unable to resolve reference 'DFT TAPFSM' in 'ChipLevel DW
tap uc width4 id0 idcode opcode1 version0 part0 man num0 sync mode1'.
Warning: Unable to resolve reference 'DFT INSTRREG1' in 'ChipLevel DW
tap uc width4 id0 idcode opcode1 version0 part0 man num0 sync mode1'.
(LINK-5)
```

# **Verifying the RTL Boundary-Scan Design**

The <code>check\_bsd</code> command is not supported in the RTL generation flow. However, you can verify the boundary-scan design as follows:

- Simulate the generated RTL using boundary-scan test patterns written out with the create bsd patterns and write test commands.
  - Use the full RTL representation of the core for simulation, regardless of how you modeled the core for boundary-scan RTL generation.
- Map the output RTL design to logic by using Design Compiler commands, then check for boundary-scan compliance by using the check\_bsd command on the synthesized netlist. See Chapter 4, "Verifying the Boundary-Scan Design.

#### See Also

 SolvNet article 2447760, "Performing check\_bsd Validation of Boundary-Scan Logic in the RTL Generation Flow" for details on validating the RTL design

## **RTL Generation Script Example With Black-Box Core**

Example 2-28 shows an RTL generation script example when using a black-box core.

## Example 2-28 RTL Run Script

```
# Read RTL files with black-box core
read verilog {top with pads.v core black box.v}
current design TOP
set dft configuration -scan disable -bsd enable
set bsd configuration -std ieee1149.1 2001
# Enable RTL generation flow
set bsd configuration -rtl enable
# Specify TAP ports
set dft signal -type tdi -port TDI
set dft signal -type tdo -port TDO
set dft signal -type tck -port TCK
set dft signal -type tms -port TMS
set dft signal -type trst -port TRST N -active state 0
# Specify linkage ports
set bsd linkage port -port list {port lkg}
# Preview the boundary-scan design
preview dft -bsd all
```

```
# Insert RTL boundary-scan logic
insert_dft

# Read pin map information
read_pin_map top.pinmap

# Write BSDL file
write_bsdl -output TOP_bsd.bsdl

# Create boundary-scan test patterns
create_bsd_patterns -type all

# Write STIL patterns
write_test -format stil -output TOP_bsd_test

# Remove core design to prevent duplicate core modules during simulation
remove_design -hierarchy {core}

# Write boundary-scan RTL generation file
write_bsd_rtl -format verilog -all -output top_with_pads_and_bsd_rtl.v
```

# RTL Generation Script Example With Full RTL Core Model

Example 2-28 shows an RTL generation script example using a full RTL core model.

#### Example 2-29 RTL Run Script

```
# Read RTL files, including full RTL for core
read verilog {top with pads.v}
read verilog {core.v clkgen.v subcore1.v subcore2.v ...}
current design TOP
set dft configuration -scan disable -bsd enable
set bsd configuration -std ieee1149.1 2001
# Enable RTL generation flow
set bsd configuration -rtl enable
# Specify TAP ports
set_dft_signal -type tdi -port TDI
set_dft_signal -type tdo -port TDO
set_dft_signal -type tck -port TCK
set dft signal -type tms -port TMS
set dft signal -type trst -port TRST N -active state 0
# Specify linkage ports
set bsd linkage port -port list {port lkg}
# Preview the boundary-scan design
preview dft -bsd all
```

```
# Insert RTL boundary-scan logic
insert_dft

# Read pin map information
read_pin_map top.pinmap

# Write BSDL file
write_bsdl -output TOP_bsd.bsdl

# Create boundary-scan test patterns
create_bsd_patterns -type all

# Write STIL patterns
write_test -format stil -output TOP_bsd_test

# Remove full RTL core design (the tool cannot write out the
# design RTL in its original form)
remove_design -hierarchy {core}

# Write boundary-scan RTL generation file
write_bsd_rtl -format verilog -all -output top_with_pads_and_bsd_rtl.v
```

# **VCS Simulation Script Example**

Example 2-30 shows a VCS simulation command example.

#### Example 2-30 VCS Simulation Commands

```
stil2testbench TOP_bsd_test.stil TOP_bsd_test

vcs -R -sverilog -full64 -debug \
    +override_timescale=1ns/10ps \
    +delay_mode_distributed \
    +notimingcheck -override_timescale=1ns/1ps \
    -v my_class.v \
    TOP_bsd_test.v \
    top_with_pads_and_bsd_rtl.v \
    core.v clkgen.v subcore1.v subcore2.v ... \
-l bsd_vcs_all.log
```

#### Limitations

Note the following requirements and limitations of the RTL generation flow:

- User-provided RTL logic is not supported at the top level.
- Compliance checking using the <code>check\_bsd</code> command is not supported. Verify the resulting RTL boundary-scan design as described in "Verifying the RTL Boundary-Scan Design" on page 2-103.

- Only Verilog RTL can be written out by the <code>write\_bsd\_rtl</code> command. The <code>write</code> command is not supported.
- Custom TAP controllers, custom BSRs, and user-defined test data registers are supported if they are defined as black-box references, that is, as empty modules.

# 3

# Inserting Boundary-Scan Components for IEEE Std 1149.6-2003

This chapter describes how to use the DFTMAX tool to synthesize IEEE Std 1149.6 logic and generate an IEEE Std 1149.6 BSDL file and BSD patterns. The IEEE Std 1149.6 defines extensions to IEEE Std 1149.1 that standardize boundary-scan testing of advanced digital networks, especially for networks that are AC coupled, differential with test receivers, or both.

#### Note:

The BSD compliance check requires a gate level netlist to validate BSD logic. The checker validates the IEEE Std 1149.6 logic in accordance with the IEEE Std 1149.1 requirements; it does not carry out any checks to validate the IEEE Std 1149.6 logic in accordance with IEEE Std 1149.6.

This chapter includes the following sections:

- · Boundary-Scan Commands and Variables
- IEEE Std 1149.6 Architecture
- IEEE Std 1149.6 Preview Specifications
- IEEE Std 1149.6 Synthesis Specifications
- BSDL Generation Specifications
- BSD Pattern Generation Specifications for IEEE Std 1149.6

- Limitations
- Example Scripts for an IEEE Std 1149.6 Design

# **Boundary-Scan Commands and Variables**

The commands and variables in the DFTMAX tool that support the synthesis of IEEE Std 1149.6 are as follows:

- link library
- set\_bsd\_configuration
- · set attribute
- set\_bsd\_ac\_port
- · define dft design
- set bsd instruction
- · set boundary cell

# link\_library

To synthesize the IEEE Std 1149.6 TAP controller and associated logic, you must include the dft\_jtag.sldb DesignWare Foundation library in the synthetic library list defined with the synthetic\_library variable. This is in addition to the dw\_foundation.sldb DesignWare Foundation library, which supports IEEE Std 1149.1. For example,

```
set synthetic_library {dw_foundation.sldb dft_jtag.sldb}
set link_library [concat * $target_library pads.db $synthetic_library]
```

# set\_bsd\_configuration

The -std option of the command set\_bsd\_configuration supports the IEEE Std 1149.6 logic in BSD synthesis.

### The syntax is

```
set bsd configuration -std { ieee1149.6 2003 }
```

Support for ieee1149.1 1993 is enabled by the following command:

```
set bsd configuration -std { ieee1149.1 1993 }
```

where the default is ieee1149.1\_2001.

# set\_attribute

Usage of the set\_attribute command for IEEE Std 1149.6 is similar to the usage of the command for IEEE Std 1149.1. See "Reading HDL Source Files With Differential I/O Pad Cells" on page 2-79.

## set\_bsd\_ac\_port

The -port option of the set\_bsd\_ac\_port command captures the AC port specification. The syntax is as follows:

```
set bsd ac port -port list list of ac ports
```

where <code>list\_of\_ac\_ports</code> specifies the ports for which IEEE Std 1149.6 BSR cells need to be synthesized, as shown in Example 3-1.

#### Note:

This command has to be specified before the set\_boundary\_cell command for AC port.

For differential ports, you must specify only positive ports. An error is issued if the specified ports include input ports. If this command is not specified, IEEE Std 1149.6 BSR cells are not added to the design.

#### Example 3-1 Setting the AC Port Specification

```
## identify dot6 ports
set_bsd_ac_port -port_list { out0 out1 diff_out_pos}
```

# define\_dft\_design

The <code>lp\_time</code> and <code>hp\_time</code> options of the <code>define\_dft\_design</code> command enable you to specify low pass and high pass time constants. The <code>receiver\_p</code>, <code>receiver\_n</code>, <code>ac\_init\_data\_p</code>, and <code>ac\_init\_data\_n</code> options of this command enable you to specify the signal types.

The syntax of this command for IEEE Std 1149.6 is as follows:

The following table shows the define dft design command options:

Option	Description
lp_time	Specifies the low pass time constant for the pad test receiver
hp_time	Specifies the high pass time constant for the pad test receiver
on_chip	Specifies that the pad test receiver had an on chip AC coupling
receiver_p receiver_n	Specifies the core side pins of the positive and negative test receivers of the pad
ac_init_data_p ac_init_data_n	Specifies the initialization pins of the hysteretic memories of positive and negative test receivers of the pad
ac_init_clk	Specifies the clock pins of hysteretic memories of positive and negative test receivers of the pad
ac_mode	Specifies whether the comparator is sensitive to input levels (DC mode) or sensitive to input transitions (AC mode). 1 indicates AC Mode and 0 indicates DC Mode

The values specified by <code>lp\_time</code>, <code>hp\_time</code>, and <code>on\_chip</code> are used only for BSDL generation. The value of the <code>time\_float</code> option should be a positive, nonzero real number in units of nanoseconds.

For test receivers of nondifferential input and bidirectional ports, the  $receiver\_p$  and  $ac\_init\_data\_p$  signal types should be used. A BC BSR cell is inserted for the  $receiver\_p$  and the  $receiver\_n$  pins of a pad cell.

#### Note:

Set the ac init data n and receiver n pins to h for active high sense pins.

The define\_dft\_design command supports user-specified BSR cell designs of the following IEEE Std 1149.6 BSR (AC) types.

- AC 1
- AC\_2
- AC 7
- AC\_SELX
- AC\_SELU

#### Note:

For differential pad design, you need to always specify both the positive and negative ports for accuracy in the preview dft and insert dft commands and in the BSD file.

Example 3-2 shows the define dft design command with test receiver and hysteresis.

#### Example 3-2 Specifying a Test Receiver and Hysteresis Model

# set\_bsd\_instruction

The set\_bsd\_instruction command supports IEEE Std 1149.6 instructions EXTEST PULSE and EXTEST TRAIN with the -time option.

The syntax is as follows:

```
set_bsd_instruction [EXTEST_PULSE | EXTEST_TRAIN]
    -time time_float
    -clock cycles clock cycles
```

where time float is a positive, nonzero real number in units of nanoseconds.

This option is allowed only for EXTEST\_PULSE, EXTEST\_TRAIN, INTEST or RUNBIST instructions. If the option is used for other instructions, an error is issued.

For the EXTEST\_PULSE instruction, -time specifies the minimum time to remain in the run-test and idle states (real number in ns units), and the  $-clock\_cycles$  option specifies the minimum wait time in terms of full TCK cycles. Note that you can specify either the -time option or the -clock cycles option but not both.

For the EXTEST\_TRAIN instruction, <code>-time</code> specifies the maximum time to remain before exiting the run-test and idle states (real number in ns units), and the <code>-clock\_cycles</code> option specifies the minimum wait time before exiting the run-test and idle states in terms of full TCK cycles.

The set\_bsd\_instruction command considers the EXTEST\_PULSE, EXTEST\_TRAIN instructions as standard instructions with BOUNDARY as the TDR. Any other TDR specification for these instructions results in error. Example 3-3 shows a specification of these instructions.

#### Example 3-3 Specifying EXTEST PULSE and EXTEXT TRAIN Instructions

## set boundary cell

The set\_boundary\_cell command supports the alternating current (AC) or the direct current (DC) cell specification and the BSR cell specification for test receiver pins.

### The syntax is as follows:

```
set_boundary_cell
   [-class bsd]
   [-type cell_type]
   [-function ac_select ]
   [-ports port_list]
   [-name name]
   [-share true | false]
   [-function receiver_p]
   [-function receiver_n ]
   [-design design name]
```

The following table shows some of the set boundary cell command options.

Option	Description
-function ac_select	The function type ac_select specifies that the BSR cell of type cell_type is used as AC/DC selector cell for the specified AC ports.
	Valid BSR cell types for this function type include:
	AC_SELU
	AC_SELX
	NONE

Option	Description
-function receiver_p -function receiver_n	These function types specify that the BSR cell of type cell_type is added for test receiver pins of the specified ports.  Valid BSR cell types for these function types include:
	BC_1
	BC_2
	BC_4
	None
	If cell_type is none, then the BSR cell is not added for the port function.
-share	This option allows or disallows the sharing of AC/DC selector cells. The default of this option is true.
-design_name	Specifies the name of the design to be used for boundary-scan insertion in DFT insertion.

#### Note:

You always need to specify the -function option for the set\_boundary\_cell command.

Example 3-4 shows you how to specify the AC function for the boundary cell pins.

### Example 3-4 Specifying the Test Receiver Pin AC Function for Boundary Cells

```
##BSDL - all ports in AC section
set_boundary_cell -class bsd \
-type AC_SELU \
-function ac_select \
-ports {out0 out1 diff_out_pos} \
-name SELU_1 \
-share true
```

## **IEEE Std 1149.6 Architecture**

Figure 3-1 shows a typical design with various types of pads and differential pads with test receivers and drivers before IEEE Std 1149.6 logic insertion, and Figure 3-2 depicts the same design after the insertion of AC (IEEE Std 1149.6) and DC (IEEE Std 1149.1) boundary-scan cells.





Figure 3-1 Design Before Boundary Scan

BC 1 BC 2 OUT1 C U -18 IN1 C U -19 BC 1 IN<sub>2</sub> C U 20 OUT2 BC 2 AC\_SELU C OUT DIFF1 P BC 2 U-14 IN3 C U-21-AC 1 BC 4 OUT\_DIFF1\_M 13-AC\_SELX C 12 C 22 TR S OUT DIFF2 P BC 4 Υ IN DIFF1 P CU-11 AC\_1 S C U -23-Т BC 2 OUT\_DIFF2\_M IN DIFF1 M Ε BC\_4 C-10 TR M OUT\_DIFF3\_P IN DIFF2 P BC 2 ÇU-9 AC\_1 C U 24-L OUT\_DIFF3\_M 0 IN\_DIFF2\_M BC\_4 C-8-G TR C 25 BC\_4 BIDI DIFF1 P ı CU-7AC\_2 C 26 BC\_4 C TR IN DIFF3 P BIDI DIFF1 M C 6 BC\_4 BC\_2 CU-27 TR IN DIFF3 M C 28 BC 4 TR TR BC 4 C 29 BC 4 TR 3 AC\_SELX BIDI DIFF2 P IN\_DIFF4\_P C U - 2-AC 7 BIDI DIFF2 M IN DIFF4 M C - 1-TR C 30 BC 4 BC<sub>4</sub> C-0BC\_4 TR TDI **TCK** TDO **TMS TAP plus MODE LOGIC TRST** 

Figure 3-2 Design After Boundary Scan

Figure 3-3 exhibits the control logic added in the mode block for the IEEE Std 1149.6 implementation.

Figure 3-3 Control Logic Added for IEEE 1149.6 Implementation



### **IEEE Std 1149.6 Preview Specifications**

The preview specifications are listed here:

- In the absence of the set\_boundary\_cell command specification for AC ports
  (specified by the set\_bsd\_ac\_port command), the tool adds AC\_1 BSR cells for all AC
  ports if IEEE Std 1149.6 support is enabled. AC or DC selection cells are not added to
  AC 1 cells by default.
- The tool adds user-specified AC or DC BSR cells instead of DesignWare BSR cells for AC ports if they are specified.
- The tool adds user-specified AC or DC selection cells for AC ports if they are specified and shares the selection cells as specified by the user.
- Preview architects EXTEST\_TRAIN and EXTEST\_PULSE instructions if IEEE Std 1149.6 support is enabled. These instructions select BOUNDARY register as TDR.
- Preview or insertion adds an observe-only BSR cell for pad pins of signal type receiver p, receiver n in the absence of user cell specification for these pins.
- Preview report shows AC BSR cells along with DC BSR cells if they are inserted for the design. The position of AC selector (AC\_SELU, AC\_SELX) cells are also shown in preview report.
- Preview report shows EXTEST\_PULSE, EXTEST\_TRAIN instructions if they are architected for the design.

# **IEEE Std 1149.6 Synthesis Specifications**

The specifications for IEEE Std 1149.6 synthesis are as follows:

- The tool synthesizes the following types of BSR cells, if they are architected.
  - o AC 1
  - o AC 2
  - o AC 7
  - o AC\_SELU
  - o AC\_SELX
- The tool synthesizes EXTEST\_PULSE, EXTEST\_TRAIN instructions if they are architected. These instructions use BOUNDARY register as TDR. These instructions use BSR output conditioning.

- The tool synthesizes ac\_mode logic as shown in Figure 3-3 to connect ac\_mode pins of AC BSR cells and test receiver pads if IEEE Std 1149.6 support is enabled.
- The tool synthesizes ac\_test logic as shown in Figure 3-3 to connect ac\_test pins of AC BSR cells if IEEE Std 1149.6 support is enabled.
- The tool synthesizes ac\_init\_clk logic as shown in Figure 3-3 to connect ac\_init\_clk pins of all test receiver pads if IEEE Std 1149.6 support is enabled.
- The tool hooks up ac\_init\_data\_p, ac\_init\_data\_n pins of a pad as shown in Figure 3-3 on page 3-11.

### **BSDL Generation Specifications**

The section lists the specifications that are applicable to generate the IEEE 1149.6 BSDL file after BSD insertion.

- BSDL generated for designs with IEEE Std 1149.6 logic shows AC BSR cells and EXTEST\_PULSE or EXTEST\_TRAIN instructions if they are implemented.
- BSDL generated for designs with IEEE Std 1149.6 logic would have the following use statement.

```
use STD_1149_6_2003.all
```

 BSDL generation adds the following attributes to BSDL for designs with IEEE Std 1149.6 logic.

```
attribute AIO_COMPONENT_CONFORMANCE of <entity>: entity is "STD 1149 \overline{6} 2003
```

- The following BSDL attributes are optionally generated for IEEE Std 1149.6 design AC ports. The AC or DC cell numbers are automatically computed, and hp\_time and lp\_time are captured from user specification. They are as follows:
- The following attribute string is added to the BSDL file for all output or bidirectional AC ports.

```
attribute AIO_Pin_Behavior of <entity> : entity is
"<ac_ports> [: AC_Select=<cell_num>];"
```

• The following attribute string is added to the BSDL file for input and bidirectional AC ports with test receivers that do not have low pass filter and require external AC coupling.

```
attribute AIO_Pin_Behavior of <entity> : entity is
"<ac pins> : hp time=<time>;"
```

• The following attribute string is added to the BSDL file for input and bidirectional AC ports with test receivers that have low pass filter and that are also on the chip driver.

```
attribute AIO_Pin_Behavior of <entity> : entity is
"<ac pins> : Ip time=<time1> hp time=<time2> On Chip;
```

- The following BSDL attributes are optionally generated for EXTEST\_PULSE and EXTEST\_TRAIN instructions. The information shown in these attribute strings is captured from user specifications.
- The following attribute string is added to the BSDL file for EXTEST\_PULSE instruction to show minimum wait time in run-test and the idle states in units of full TCK cycles of TCK:

```
attribute AIO_EXTEST_Pulse_Execution of <entity> : entity
is "Wait Duration TCK <min num TCK cycles>";
```

• The following attribute string is added to the BSDL file for EXTEST\_PULSE instruction to show the minimum wait time in run-test and idle states in units of real time.

```
attribute AIO_EXTEST_Pulse_Execution of <entity> : entity
is "Wait Duration <min time>";
```

• The following attribute string is added to the BSDL file for EXTEST\_TRAIN instruction to show minimum wait time in run-test and idle states in units of full cycles of TCK.

```
attribute AIO_EXTEST_Train_Execution of <entity> : entity
is "train <min_num_TCK_cycles>";
```

 The following attribute string is added to the BSDL file for EXTEST\_PULSE instruction to show maximum wait time in run-test and idle states in units of real time.

```
attribute AIO_EXTEST_Train_Execution of <entity> : entity
is "train <min_num_TCK_cycles>, maximum_time <time>";
```

# **BSD Pattern Generation Specifications for IEEE Std 1149.6**

The DFTMAX tool supports the generation of BSD patterns for IEEE Std 1149.6. After BSD insertion, the formats supported are STIL, WGL, and Verilog. See Chapter 5, "Generating BSDL and BSD Patterns."

#### Limitations

The limitations associated with IEEE Std 1149.6 are as follows:

- There is no compliance checker for validating the IEEE Std 1149.6 logic.
- There is no support for AC\_8, AC\_9, and AC\_10 BSR cell support.
- · Generation of RX/TX loopback patterns is not supported.

### **Example Scripts for an IEEE Std 1149.6 Design**

#### Note:

You must add the advanced DFT library components library, dft\_jtag.slb, to the synthetic and link library lists, as described in "link library" on page 3-3.

#### Example 3-5 Script to Generate the IEEE Std 1149.6 BSD Logic

```
# configure libraries
set target library {slow.db}
set synthetic library {dw foundation.sldb dft jtag.sldb}
set link library [concat * $target library pads.db $synthetic library]
# Read and link the design
read verilog bss ut15.v
current design M1 link
# Read pin map
read pin map M1 15.pinmap
# Specify BSD Configuration
set bsd configuration -default package M1 15 -std {ieee1149.6 2003}
# Specify TAP Ports
set dft signal -view spec -type TCK -port TCK
set dft signal -view spec -type TDI -port TDI
set_dft_signal -view spec -type TMS -port TMS
set_dft_signal -view spec -type TDO -port TDO
set dft signal -view spec -type TRST -port TRST -active state 0
# Specify input pad designs, used for IN2
define dft design -design name in pad1 -type PAD \
  -params { $pad type$ string input $hp time$ float 15.0 } \
  -interface { port DI h data out DO h ac init clk \
    ICLK h ac mode ACM h }
# Used for IN3
define dft design -design name in pad2 -type PAD \
  -params { $pad type$ string input $hp time$ float 15.0 \
    $on chip$ string true } \
```

```
-interface { port DI h data out DO h \
    ac init clk ICLK h receiver p TR h ac mode ACM h \
    ac init data p INIT h }
# Used for IN DIFF1
define dft design -design name diff in padl -type PAD \
-params { $pad type$ string input $differential$ string true} \
 -interface { port DP h port DM l data out DO h }
# Used for IN DIFF2
define dft design -design name diff in pad2 -type PAD \
  -params { $pad type$ string input $differential$ \
    string true $1p time$ float 5.0 $hp time$ float 15.0 } \
  -interface { port DP h port DM l data out DO h \
    ac init clk ICLK h receiver n TRM h ac mode ACM h \
    ac init data n INITN h }
# Used for IN DIFF3, IN DIFF4
define_dft_design -design_name diff_in_pad3 -type PAD \
  -params { $pad type$ string input $differential$ string true\
    p_time float 5.0 p_time float 15.0 p_time boolean true p_time
  -interface { port DP h port DM l data out \
    DO h ac init clk ICLK h receiver p \overline{\text{TRP}} h receiver n TRM h \
    ac mode ACM h ac init data p INIT h ac init data n INITN h }
# Specify Output pad designs
# Used for OUT DIFF1
define dft design -design name diff out pad1 -type PAD \
  -params { $pad type$ string output $differential$ string true } \
  -interface { port DP h port DM l data in DI h \
    ac mode ACM h ac test ACT h }
# Used for OUT DIFF2
define dft design -design name diff out pad2 -type PAD \
  -params { $pad type string tristate output $differential$ \
    string true } \
  -interface { port DP h port DM l data in DI h \
    ac mode ACM h ac test ACT h observe DPI h observe DMI l }
# Used for OUT DIFF3
define dft design -design name diff out pad3 -type PAD \
-params { $\overline{\params}$ pad_type string tristate output $differential$ \
string true } \overline{\ } -interface { port \overline{DP} h port DM l \setminus
data in DI h ac mode ACM h ac test ACT h observe DMI l }
# Specify Bidirectional pad designs
# Used for BIDI DIFF1, BIDI DIFF2
define dft design -design name diff out pad3 -type PAD \
  -params { $pad type$ string bidirectional $differential$ \
    string true $1p time$ float 5.0 $hp time$ float 15.0 } \
  -interface { port DP h port DM l \
    data in DI h data out DO h ac mode ACM h \ ac test ACT h \
    receiver p DPI h receiver n DMI h ac init data p INIT h \
    ac init data n INITN h }
```

```
# Specify AC ports
    set bsd ac port -port list { OUT2 OUT DIFF1 OUT DIFF2 OUT DIFF3 \
      BIDI DIFF1 BIDI DIFF2 }
    # Specify EXTEST PULSE minimum wait duration in TCK cycles
    set bsd instruction EXTEST PULSE -time 6.2
    # Specify EXTEST TRAIN minimum duration in TCK cycles, maximum time
    set bsd instruction EXTEST TRAIN -clock cycles { TCK 30 } -time 5.0
    # Specify BC/AC BSR cells to be used
    set boundary cell -type none -ports IN DIFF4 -function input
    set boundary cell -type AC 2 -ports OUT2 -function output
    set boundary cell -type AC SELU -function ac select \
      -ports OUT DIFF1 -name SEL1
    \verb|set_boundary_cell -type AC SELX -function ac select \\ \\ \\ \\ \\
      -ports { OUT DIFF2 OUT DIFF3 } -name SEL2
    set_boundary_cell -type AC_SELX -function ac_select \
      -ports { BIDI DIFF1 BIDI DIFF2 } \
      -name SEL3
    set boundary cell -type BC 2 -function input \setminus
      -ports BIDI DIFF1
    set_boundary_cell -type AC 2 -function output \
      -ports BIDI DIFF1
    set boundary cell -name CNTRL1 -type BC 1 \
      -ports { OUT2 OUT_DIFF2 OUT DIFF3 BIDI DIFF1 BIDI DIFF2 }
    preview dft -bsd all
    insert dft
    # Generate BSD netlist
    change names -hierarchy -rules verilog
    write -format verilog -hierarchy -output M1 bsd.v
    # Generate BSDL
    write bsdl -output M1 bsdl
    # Generate BSD Patterns
    create bsd patterns -type all
    write_test -format stil -output M1_bsd pat
    write_test -format wgl_serial -output bsd_wgl_serial
    write test -format verilog -output bsd verilog tb
Example 3-6 Preview BSD Report
    **********
    Preview bsd report
    Design : M1
    **********
    Number of TAP ports : 5
```

```
port type port name pad pin(s) package pin
TCK TCK T1/Z TDI TDI T2/Z TDO TDO
T3/A,T3/E TMS TMS T4/Z TRST TRST T5/Z
Test Logic Reset Method: Synchronous and Asynchronous (TRST)
Number of test data registers: 2
Mandatory:
Register Length
BYPASS 1 BOUNDARY 31
Instruction Register Length: 3
Instruction Encoding : default
Number of instructions : 6
Instructions that select the register 'BYPASS': BYPASS
111 Instructions that select the register 'BOUNDARY':
EXTEST 000 SAMPLE 001 PRELOAD 001
EXTEST PULSE 010 EXTEST TRAIN 011
Number of unused opcode(s) mapped to the BYPASS instruction:
Number of ports reduced or disabled: 0
Boundary Scan Register length: 31
index port pin(s) package pin function type impl ccell disval rslt
30 IN DIFF4 M ID4/TRM P22 observe only BC 4 DW BC 4 - -
29 IN DIFF4 P ID4/TRP P21 observe only BC 4 DW BC 4 - -
28 IN DIFF3 M ID3/TRM P20 observe only BC 4 DW BC 4 - -
27 IN_DIFF3_P ID3/DO P19 input BC 2 DW BC 2 - -
26 IN DIFF3 P ID3/TRP P19 observe only BC 4 DW BC 4 - -
25 IN DIFF2 M ID2/TRM P18 observe only BC 4 DW BC 4 - -
24 IN_DIFF2_P ID2/DO P17 input BC_2 DW_BC_2 - - 23 IN_DIFF1_P ID1/DO P15 input BC_2 DW_BC_2 - -
22 IN3 I3/TR P14 observe_only BC_4 DW_BC_4 - -
21 IN3 I3/DO P14 input BC_2 DW_BC_2 - -
20 IN2 I2/DO P13 input BC 2 DW BC 2 - -
19 IN1 I1/DO P12 input BC 2 DW BC 2 - -
18 OUT1 O1/DI P11 output2 BC 1 DW BC 1 - -
17 * 02/EN - control BC 1 DW BC 1 - -
16 OUT2 O2/DI P10 output3 AC 2 DFT AC 2 17 0 Z
15 * - - internal AC SELU DFT AC SELU - -
14 OUT DIFF1 P OD1/DI P8 output2 AC 1 DFT AC 1 15 -
13 OUT DIFF2 P OD2/DPI P7 observe_only BC_4 DW_BC_4 - -
```

```
12 * - - internal AC SELX DFT AC SELX - -
    11 OUT DIFF2 P OD2/DI P7 output3 AC 1 DFT AC 1 17 0 Z
    10 OUT DIFF2 M OD2/DMI P6 observe only BC 4 DW BC 4 - -
    9 OUT DIFF3 P OD3/DI P5 output3 AC 1 DFT AC 1 17 0 Z
    8 OUT DIFF3 M OD3/DMI P4 observe only BC 4 DW BC 4 - -
    7 BIDI DIFF1 P B1/DI P3 output3 AC 2 DFT AC 2 17 0 Z
    6 BIDI DIFF1 P B1/DPI P3 observe only BC 4 DW BC 4 - -
    5 BIDI_DIFF1_P B1/DO P3 input BC_2 DW_BC_2 - -
    4 BIDI DIFF1 M B1/DMI P2 input BC 2 DW BC 4 - -
    3 * - - internal AC SELX DFT AC SELX - -
    2 BIDI DIFF2 P B2/Z P1 bidir AC 7 DFT AC 7 17 0 Z
    1 BIDI DIFF2 P B2/DPI P1 observe only BC 4 DW BC 4 - -
    0 BIDI DIFF2 M B2/DMI P0 observe only BC 4 DW BC 4 - -
Example 3-7 BSDL Report Generated by Example 3-1, Setting the AC Port Specification
    ******************
    BSDL file for design M1
    ************
    entity M1 is
    --This section identifies the default device package selected
    generic (PHYSICAL PIN MAP: string:= "M1 15");
    This section declares all the ports in the design.
    port (
    TCK : in bit;
    TDI : in bit;
    TMS : in bit;
    TRST : in bit;
    IN1 : in bit;
    IN2 : in bit;
    IN3 : in bit;
    IN DIFF1 P : in bit; IN DIFF1 M : in bit; IN DIFF2 P : in
    bit; IN DIFF2 M : in bit; IN DIFF3 P : in bit; IN DIFF3 M :
    in bit; IN DIFF4 P : in bit; IN DIFF4 M : in bit; TDO : out
    bit; OUT1 : out bit; OUT2 : out bit; OUT DIFF1 P: out bit;
    OUT DIFF1 M: out bit; OUT DIFF2 P: out bit;
    OUT_DIFF2_P: out bit;
    OUT DIFF3 P: out bit;
    OUT DIFF3 M: out bit;
    BIDI_DIFF1 P: inout bit;
    BIDI DIFF1 M: inout bit
    BIDI DIFF2 P: inout bit;
    BIDI DIFF2 M: inout bit );
```

use STD 1149 1 1994.all; use STD 1149 6 2003.all;

attribute COMPONENT CONFORMANCE of M1: entity is

```
"STD 1149 1 1993";
attribute PIN MAP of M1: entity is PHYSICAL PIN MAP;
#This section specifies the pin map for each port. This
information is --extracted from the port-to-pin map file
that was read in using the --"read pin map" command
constant M1 15: PIN MAP STRING :=
"IN1 : P12," &
"IN2 : P13," &
"IN3 : P14," &
"IN DIFF1 P : P15," & "IN DIFF1 N : P16," & "IN DIFF2 P :
P17," & "IN DIFF2 N : P18," & "IN DIFF3 P : P19," &
"IN DIFF3 N : P20," & "IN DIFF4 P : P21," & "IN DIFF4 N :
P22," & "OUT1 : P11," & "OUT2 : P10," & "OUT DIFF1 P : P9,"
& "OUT_DIFF1_N : P8," & "OUT_DIFF2_P : P7," & "OUT_
: P6, " & "OUT_DIFF3_P : P5, " & "OUT_DIFF3 N : P4, " &
"BIDI_DIFF1_P : P3," & "BIDI DIFF1 N : P2," & "BIDI DIFF2 P
: P1, " & "BIDI DIFF2 N : P0, " & "TCK : P25," &
"TDI : P26," &
"TMS : P27," &
"TRST : P28," &
"TDO : P29";
#This section specifies the differential I/O port groupings
attribute PORT GROUPING of M1: entity is
"Differential \overline{\text{Voltage}} ( " &
(IN_DIFF1_P, IN_DIFF1_M)," & (IN_DIFF2_P, IN_DIFF2_M)," &
(IN_DIFF3_P, IN_DIFF3_M)," &
(IN DIFF4 P, IN DIFF4 M)," &
(OUT DIFF1 P, OUT DIFF1 M)," &
(OUT DIFF2 P, OUT DIFF2 M)," &
(OUT DIFF3 P, OUT DIFF3 M)," &
(BIDI DIFF1 P, BIDI DIFF1 M)," &
(BIDI DIFF2 P, BIDI DIFF2 M))";
#This section specifies the TAP ports. For the TAP TCK port,
the parameters in the brackets are:
First Field: Maximum TCK frequency.
Second Field: Allowable states TCK may be stopped in
attribute TAP SCAN CLOCK of TCK: signal is (10.0e6, BOTH);
attribute TAP SCAN IN of TDI : signal is true;
attribute TAP SCAN MODE of TMS : signal is true;
attribute TAP SCAN OUT of TDO : signal is true;
attribute TAP SCAN RESET of TRST: signal is true;
#Specifies the number of bits in the instruction register.
attribute INSTRUCTION LENGTH of M1: entity is 2;
```

```
Specifies the boundary-scan instructions implemented in the
design and their --opcodes.
attribute INSTRUCTION OPCODE of M1: entity is
"BYPASS (111)," &
"EXTEST (000)," &
"SAMPLE (001)," &
"PRELOAD (001)," &
"EXTEST PULSE (010)," &
"EXTEST_TRAIN (011)";
#Specifies the bit pattern that is loaded into the
instruction register when -- the TAP controller passes through
the Capture-IR state. The standard mandates --that the two
LSBs must be "01". The remaining bits are design specific
attribute INSTRUCTION CAPTURE of M1: entity is "001";
#This section specifies the test data register placed between
TDI and TDO for --each implemented instruction.
attribute REGISTER ACCESS of M1: entity is "BYPASS (BYPASS),"
& "BOUNDARY (EXTEST, SAMPLE, PRELOAD, EXTEST PULSE, EXTEST TRAIN)";
#Specifies the length of the boundary scan register.
attribute BOUNDARY LENGTH of M1: entity is 31;
#The following list specifies the characteristics of each
cell in the boundary --scan register from TDI to TDO. The
following is a description of the label --fields: num : Is
the cell number. cell : Is the cell type as defined by the
standard. port : Is the design port name. Control cells do
not have a port name. function: Is the function of the cell
as defined by the standard. Is one of input, output2, output3,
bidir, control or controlr. safe : Specifies the value that
the BSR cell should be loaded with for safe operation when
the software might otherwise choose a random value. ccell :
The control cell number. Specifies the control cell that
drives the output enable for this port. disval : Specifies
the value that is loaded into the control cell to disable
the output enable for the corresponding port. rslt:
Resulting state. Shows the state of the driver when it is
disabled.
attribute BOUNDARY REGISTER of M1: entity is
num cell port function safe [ccell disval rslt]
      (BC 4, IN DIFF3 M, OBSERVE ONLY, X), " &
      (BC 2, IN DIFF3 P, INPUT, X), " &
"28
     (BC 4, IN DIFF4 M, OBSERVE ONLY, X), " &
"27
     (BC 4, IN DIFF4 P, OBSERVE ONLY, X), " &
```

```
"26
      (BC 4, IN DIFF3 P, OBSERVE ONLY, X), " &
      (BC 4, IN DIFF2 M, OBSERVE ONLY, X), " &
"24
      (BC 2, IN DIFF2 P, INPUT, X), " &
      (BC 2, IN DIFF1 P, INPUT, X), " &
"23
"22
      (BC 4, IN3, OBSERVE ONLY, X), " &
"21
      (BC_2, IN3, INPUT, X), " &
      (BC_2, IN2, INPUT, X), " &
"20
      (BC_2, IN1, INPUT, X), " &
"19
"18
      (BC_1, OUT1, OUTPUT2, X), " &
      (BC 1, *, CONTROL, 0), " &
"17
"16
      (AC 2, OUT2, OUTPUT3, X, 17, 0, Z), " &
"15
      (AC SELU, *, INTERNAL, 0), " &
      (AC 1, OUT DIFF1 P, OUTPUT2, X), " &
"14
      (BC_4, OUT_DIFF2_P, OBSERVE ONLY, X), " &
"13
"12
      (AC SELX, *, INTERNAL, 0), \overline{} &
      (AC 1, OUT DIFF2 P, OUTPUT3, X, 17, 0, Z), " &
"11
"10
      (BC 4, OUT DIFF2 M, OBSERVE ONLY, X), " &
      (AC_1, OUT_DIFF3_P, OUTPUT3, X, 17, 0, Z), " & (BC_4, OUT_DIFF3_M, OBSERVE_ONLY, X), " &
"9
"8
"7
      (AC_2, BIDI_DIFF1_P, OUTPUT3, X, 17, 0, Z), " &
"6
      (BC_4, BIDI_DIFF1_P, OBSERVE_ONLY, X), " &
"5
      (BC_2, BIDI_DIFF1_P , INPUT, X), " &
" 4
      (BC 4, BIDI DIFF1 M, OBSERVE ONLY, X), " &
"3
      (AC SELX, *, INTERNAL, 0), " &
"2
      (AC 7, BIDI DIFF2 P, BIDIR, X, 17, 0, Z), " &
"1
      (BC 4, BIDI DIFF2 P, OBSERVE ONLY, X), " &
      (BC 4, BIDI DIFF2 M, OBSERVE OBLY, X)";
#Advanced I/O Description
attribute COMPONENT CONFORMANCE of M1: entity is "STD 1149 6 2003";
attribute AIO EXTEST Pulse Execution of M1: entity is
"Wait Duration 6.2e-9";
attribute AIO EXTEST Train Execution of M1: entity is "train 30, " &
 "maximum time 5.0e-9";
attribute AIO Pin Behavior of M1 : entity is
 "IN2 : HP time=15.0e-9 ; " &
 "IN3 : HP time=15.0e-9 On Chip ; " &
 "IN DIFF2 : LP time=5.0e-9 HP time=15.0e-9 ; " &
 "IN DIFF3, IN DIFF4 : LP time=5.0e-9 HP time=15.0e-9 On Chip ; " &
 "OUT2 ;"&
 "OUT DIFF1 : AC Select=15 ; " &
 "OUT DIFF2, OUT DIFF3 : AC Select=12 ; " &
 "BIDI DIFF1, BIDI DIFF2 : AC Select=7 LP time=5.0e-9 HP time=15.0e-9 ";
end M1;
```

#### Example 3-8 Script for Design With Test Receiver and Hysteresis Model

```
set search path [list ./ ./libs ./rtl $search path]
set target library [list class.db lsi 10k.db diff io.db]
set synthetic library [list dw foundation.sldb dft jtag.sldb]
set link library [concat "*" $\frac{1}{2} target library $\frac{1}{2} target library]
set verilogout no tri "true"
read file -format verilog diff rx bsr.v
read file -format verilog diff rx hyst.v
read file -format verilog tr.v
read file -format verilog tr hyst.v
read file -format verilog top_hyst.v link
current design M1
set dont touch U*
set dont touch IBUF2
#check design
\verb|set_bsd_configuration -style synchronous | |
-instruction encoding one hot -ir width 4 \
-asynchronous reset true -control cell max fanout 3 \
-std { ieee1149.6 2003 } -check pad designs all
# Boundary-scan option enable
set dft configuration -bsd enable -scan disable
# Specify TAP ports
set dft signal -view spec -type TDI -port tdi
set_dft_signal -view spec -type TDO -port tdo
set_dft_signal -view spec -type TCK -port tck
set dft signal -view spec -type TMS -port tms
set dft signal -view spec -type TRST -port trst n -active state 0
# Case TCK 20MHz
set app var test default period 50
set app var test bsd default strobe 44
set app var test bsd default bidir delay 5
set app var test bsd default delay 5
create clock clk -period 100 -waveform [list 20 30]
create clock clk1 -period 100 -waveform [list 20 30]
# differential as a clock but remember that a BC 4 is added
# to the output of this diff
create clock diff in1 pos -period 100 -waveform [list 20 30]
read pin map pin map.txt
set bsd configuration -default package my package
#INPUT DIFF RX BSR pad with three BC 4 embedded cells
define dft design -design name DIFF RX BSR -type PAD \
  -interface { \
```

```
ac mode t AC Mode h \
    ac init clk t ac init clk h \
   port t diffrx in pos h port t diffrx in neg 1 \
   data out t diffrx out h shift dr t shift dr h \
    capture en t capture en h capture clk t capture clk h \
    si t sih so t soh} \
  -params { \
    $pad_type$ string input \
    $differential$ string true \
    $bsr segment$ list string \
      "0 BC_4 t_diffrx_in_pos -X -" "1 BC 4 t diffrx in pos -X -" \
      "2 BC 4 t diffrx in neg -X -" $end list$}
#INPUT DIFF RX HYST
define dft design -design name DIFF RX HYST -type PAD \
  -params { \
    $pad type$ string input \
    $differential$ string true } \
  -interface { \
    port t4_diffrx_in_pos h \
   port t4_diffrx_in_neg l
    receiver p t4 diffrx out pos h \
   receiver n t4 diffrx out neg h \
   data out t4 diffrx out h \
    ac init clk t4 init clk h \
    ac init data p t4 init data p h \
    ac_init_data_n t4_init_data_n h
    ac_mode t4 AC Mode h }
# note: ac init data n & receiver n are h for active-high sense
# optional instructions
set bsd instruction [list IDCODE] -code [list 1110] \
-capture value {32'b00000000000010011011001001001001} \
-register DEVICE ID
set bsd instruction [list USERCODE] -code [list 0001] \
-capture value {32'b000111001111100000000101010101011} \
-register DEVICE ID
set bsd instruction [list EXTEST] -code [list 0010] \
 -register BOUNDARY
set bsd instruction [list SAMPLE] -code [list 0011] \
  -register BOUNDARY
set bsd instruction [list PRELOAD] -code [list 0011] \
  -register BOUNDARY
set bsd instruction [list HIGHZ] -code [list 0101] \
  -register BYPASS
set_bsd_instruction [list CLAMP] -code [list 0110] \
  -register BYPASS
set bsd instruction [list BYPASS] -code [list 1111] \
  -register BYPASS
set bsd instruction INTEST -code [list 0111] -register BOUNDARY \
  -input clock condition TCK -output condition HIGHZ
```

```
set bsd instruction [list EXTEST TRAIN] -code [list 1000] \
 -register BOUNDARY
set bsd instruction [list EXTEST PULSE] -code [list 1001] \
  -register BOUNDARY
set bsd instruction [list INITIALIZE] -code [list 1010] \
  -register BOUNDARY
#Must be spec before set boundary cell
set bsd ac port -port list { out0 out1 diff out pos}
#Ports in ac sel
set boundary cell -class bsd -type AC SELU \
-function ac select -ports { out0 out1 diff out pos} \
-name SELU 1 -share true
preview dft -bsd all
insert dft
change names -rules verilog -hierarchy
write -format verilog -output f bsd.v -hierarchy
write -format ddc -output f bsd.ddc -hierarchy
write bsdl -naming check BSDL -output f1 bsd d6.bsdl
```

#### Example 3-9 Script With set scan path

```
set search_path [list ./ ./libs $search_path]
set search path [list ./ ./libs $search path]
set synthetic library [list dw foundation.sldb dft jtag.sldb]
set link library [concat "*" $ target library $ synthetic library]
set verilogout no tri "true"
read file -format verilog top.v
link
current design M1
set dont touch U*
#check design
# Boundary-scan option enable
set dft configuration -bsd enable -scan disable
# specify TAP ports
set_dft_signal -view spec -type TDI -port tdi
set_dft_signal -view spec -type TDO -port tdo
set dft signal -view spec -type TCK -port tck
set dft signal -view spec -type TMS -port tms
set dft signal -view spec -type TRST -port trst n -active state 0
#Case TCK
set app var test default period 50
set app var test bsd default strobe 45
set app var test bsd default bidir delay 5
set app var test bsd default delay 5
```

```
create clock clk -period 100 -waveform [list 20 30]
create clock clk1 -period 100 -waveform [list 20 30]
#pin map read here
read pin map pin map.txt
set bsd configuration -default package my package
set_bsd_configuration -style synchronous \
  -instruction encoding one hot -ir width 4 \setminus
  -asynchronous reset true -control_cell_max_fanout 5 \
  -std { ieee1149.6 2003 ieee1149.1 1993} \
  -check pad designs all
# instructions
set bsd instruction [list IDCODE] -code [list 0000] \
  -capture value {32'b00000000000010011011001001001001} \
  -register DEVICE ID
set bsd instruction [list USERCODE] -code [list 0001] \
  -capture value {32'b00011100111110000000010101010010} \
  -register DEVICE ID
set bsd instruction [list EXTEST] -code [list 0010] \
  -register BOUNDARY
set bsd instruction [list HIGHZ] -code [list 0101]\
  -register BYPASS set bsd instruction [list CLAMP] \
  -code [list 0110] -register BYPASS
set bsd instruction [list BYPASS] -code [list 1111] \
  -register BYPASS
set bsd instruction [list INITIALIZE] -code [list 1010] \
  -register BOUNDARY ## specify user instructions
set bsd instruction [list UDI_1] -code [list 1100] \
  -register BYPASS set bsd instruction [list UDI 2] \
  -code [list 0111] -register BOUNDARY
#Specify private instruction
set bsd instruction -private [list PDI 1] -code [list 1011] \
  -register BYPASS set bsd instruction -private [list PDI 2] \
  -code [list 1101] -register BOUNDARY
set bsd ac port -port list { diff out pos diff out2 pos }
set boundary cell -class bsd -type AC 2 \
  -ports { diff out pos } -function output
set boundary cell -class bsd -type BC 1 \
  -ports { diff in pos } -function input set boundary cell \
  -class bsd -type BC 4 -ports { diff in pos } \
  -function input
set boundary cell -class bsd -type BC 1 -function control \
  -ports diff out pos -name CTL 1 -share false
set boundary cell -class bsd -type AC SELU \
```

```
-function ac select -ports {diff out pos} -name SELU 1 \
  -share false
set boundary cell -class bsd -type AC SELX \
  -function ac select -ports {diff out2 pos} -name SELX 1
#Order BSRs
set_scan_path boundary -class bsd \
  -ordered elements [list clk clk1 diff in pos \
    diff out2 pos SELX 1 diff out pos SELU 1 CTL 1]
preview dft -bsd all insert_dft
change names -hierarchy -rules verilog
write -hierarchy -format ddc -output f bsd.ddc
write -hierarchy -format verilog -output f bsd.v
set dft signal -view exist -type TCK -port tck -timing { 28 35 }
create_bsd_patterns
write test -format stil \
  -output f_pat write_test -format wgl_serial -output f_wgl
write bsdl -naming check BSDL -output f bsd.bsdl
```

#### Example 3-10 Bidirectional Ports Not Using BC\_7 and BC\_2 BSR Cells

```
# The set_boundary_cell -type none option is supported, but
# use linkage to omit BSR insertion for the entire bidirectional port.
set_boundary_cell -class bsd -type AC_1 -ports { bidi } \
    -function output
set_boundary_cell -class bsd -type BC_4 -ports { bidi } \
    -function input
set_boundary_cell -class bsd -type BC_1 \
    -function control -ports bidi -name CTL_1 -share false
```

4

# Verifying the Boundary-Scan Design

This chapter describes the design flow for verifying a boundary-scan design after boundary-scan insertion, which includes preparing for and performing compliance checking against IEEE Std 1149.1 and then resolving compliance violations.

If you run a compliance check on a design with IEEE Std 1149.1 and IEEE Std 1149.6, the tool only checks compliance to the IEEE Std 1149.1.

This chapter includes the following sections:


- Design Flow for Verifying a Boundary-Scan Design
- Preparing for Compliance Checking
- Checking IEEE Std 1149.1 Compliance
- Resolving Compliance Violations
- Setting Assumed Values on Design Pins
- Generating SDC Constraints for Boundary-Scan Logic

# Design Flow for Verifying a Boundary-Scan Design

Whether you insert the boundary-scan logic by using the flow described in the previous chapter or you insert it by using a third-party tool, you can verify its compliance with the rules declared in the IEEE Std 1149.1.

The flow for verifying boundary-scan logic and extracting information from it is shown in Figure 4-1.

Figure 4-1 Boundary-Scan Verification Flow



Verify your boundary-scan design by using the following flow:

- 1. Read the boundary-scan design's gate-level netlist and synthesis logic library. See "Reading the Netlist for Your Design With Boundary Scan" on page 4-4.
- 2. Enable the boundary-scan feature. See "Specifying Complex Pad Designs" on page 2-80.
- 3. Identify your Test Access Ports. See "Verifying IEEE Std 1149.1 Test Access Ports" on page 4-4.
- 4. Identify linkage ports. See "Identify Linkage Ports" on page 4-6.
- 5. Set the compliance enable patterns. See "Compliance-Enable Patterns" on page 4-6.
- 6. Specify implemented instructions.
- 7. Run the IEEE Std 1149.1 compliance checker. See "Checking IEEE Std 1149.1 Compliance" on page 4-8.
- 8. Generate BSD functional and DC parametric test vectors. See "Creating Test Patterns" on page 5-2.
- 9. Read the port-to-pin mapping file. See "Setting Boundary-Scan Specifications" on page 2-28.
- 10. Generate your BSDL file. See "Generating Your BSDL File" on page 5-13.

# **Preparing for Compliance Checking**

To prepare for compliance checking, do the following:

- · Read the design netlist and logic libraries.
- Resolve all references in the design:
  - o Run link to identify unresolved references and fix.
  - o Run check design to check for other multiple driven nets.
  - o Run report cell to identify black boxes.
  - o Run report hierarchy to show the hierarchy references.
- Enable the boundary-scan feature.
- Verify the existence of test signal ports.
- Add clock signals with set dft signal.

- Specify the linkage bits.
- Define the compliance-enable patterns, if necessary.

#### Reading the Netlist for Your Design With Boundary Scan

You can read your design netlist in one of the formats supported by Synopsys. For example, to read your design netlist in Verilog format, use the command:

```
read file -format verilog top with bsd scan.v
```

For more information about the read command, see the Design Compiler documentation.

### **Enabling the Boundary-Scan Feature**

Before you execute  $preview\_dft$  and  $check\_bsd$  commands, enable the boundary-scan feature:

```
## enable bsd and disable scan ##
set dft configuration -bsd enable -scan disable
```

#### **Verifying IEEE Std 1149.1 Test Access Ports**

When you read in a design, test signal port attributes might already exist. You can check for test access ports by using the report\_dft\_signal command. If ports are identified by this report, you do not need to take further action to identify test access ports.

### **Identifying Test Access Ports**

If no ports are identified by report\_dft\_signal, you must identify them by using the set dft signal command.

The syntax of the command is

If you have a timing requirement for the test clock (TCK), specify the -timing option.

The command has the options shown in Table 4-1.

Table 4-1 set\_dft\_signal Command Options

Option	Description  Specifies the type of IEEE Std 1149.1 test signal you are defining. Table 4-2 shows the valid signal type of keywords.				
-type signal_type					
-port port_list	Name of the design port with the IEEE Std 1149.1 signal type.				
-timing rise	Specifies the rise and fall times for the test clock.				
-view spec	The design must change as a result of the specification.				
-view existing_dft	The design is not changed by the specification.				

Port signals defined with the set dft signal command include those listed in Table 4-2.

Table 4-2 Port Signals Defined With the set\_dft\_signal Command

Signal	Description			
tck	test clock			
tdi	test data in			
tdo	test data out			
tms	test mode select			
trst	asynchronous test reset			

The <code>set\_dft\_signal</code> command identifies IEEE Std 1149.1 test signals by placing an attribute on the specified port. The attribute value is the same as the signal type keyword. The following example shows the <code>set\_dft\_signal</code> command with the <code>-view</code> <code>existing\_dft</code> option:

#### **Removing Test Access Ports**

Use the remove\_dft\_signal command to remove IEEE Std 1149.1 test signal attributes. The remove dft signal command has the following syntax:

```
remove_dft_signal [-view name] [-port list]
-view
```

View to remove specification from.

port

Name of the IEEE Std 1149.1 test signal port.

# **Identify Linkage Ports**

Use the set\_bsd\_linkage\_port command to identify the ports of the current design to be considered as linkage ports. Such ports might be analog, power or ground, or any driven by a black-box cell that you do not want to consider for boundary-scan insertion and compliance checking. The linkage ports are listed as linkage bits in the BSDL.

The syntax of the command is

```
set_bsd_linkage_port -port_list list of ports
```

For more information on setting linkage ports, see "Identifying Linkage Ports" on page 2-6.

# **Compliance-Enable Patterns**

The set\_bsd\_compliance command is used to set logical conditions and a compliance\_enable attribute at input ports that enable the functionality of an IEEE Std 1149.1 boundary-scan design. The logical conditions are used by <code>check\_bsd</code> (the command that checks the IEEE 1149.1 rules compliance), <code>create\_bsd\_patterns</code>, and <code>write\_bsdl</code> commands.

If your design contains one or more compliance-enable ports, you must define the compliance-enable pattern using the <code>set\_bsd\_compliance</code> command. The patterns generated from successive runs of <code>set\_bsd\_compliance</code> are appended to the previous set of patterns generated using this command.

The syntax of the command is

You can use multiple commands to define separate compliance patterns:

If a pattern name is reused, that pattern definition overwrites the earlier pattern definition of the same name.

#### Note:

The tool does not support multiple compliance patterns on a pin where the same pin is changing states for an initialization sequence.

The command has the options shown in Table 4-3.


Table 4-3 set\_bsd\_compliance Command Options

Option	Description				
-name pattern_name	Name of the pattern (not part of the bsdl file).				
-pattern  port_bit_pairs	A list of the signal port-binary value pairs specifying the compliance-enable pattern. The bit value states of the specified compliance-enable port that enables boundary-scan functionality. You can specify either 0 or 1 for the bit_value argument; however, the tool does not support specifications of don't care (X).				

# **Compliance-Enable Port Example**

Figure 4-2 shows an example of compliance-enable ports.

Figure 4-2 Defining Compliance-Enable Patterns Example



Ports A and B drive TN. TN must be driven to logic 1 if the logic from the boundary-scan register is to propagate through the logic.

Consequently, you must define ports A and B as compliance-enable ports, and you must drive values on each of the ports so that TN achieves the appropriate value.

You can use any of the following commands to define a compliance-enable pattern that defines port A and port B and drives TN to a logic 1:

```
set_bsd_compliance -name P1 -pattern {A 1 B 0}

or

set_bsd_compliance -name P1 -pattern {A 0 B 1}

or

set_bsd_compliance -name P1 -pattern {A 1}
set_bsd_compliance -name P2 -pattern {B 0}
```

#### Note:

Do not place a boundary-scan register on a compliance-enable port; doing so violates IEEE Std 1149.1. By default, the tool to all ports is defined as compliance-enable ports.

When defining the compliance-enable values in your design, do not use set\_dft\_signal -port -active\_state in place of set\_bsd\_compliance to define the compliance-enable pattern.

The compliance enable signal must be a dedicated signal for boundary-scan compliance (check\_bsd). It is OK to use a bidirectional pad, but for the design port definition, the compliance enable signals must be defined as input to pass check\_bsd. This ensures that the compliance enable signal is not shared with system signals resulting in an IEEE Std 1149.1 violation, and the place and route tools can optimize this port with this definition.

# **Removing Definitions of Compliance-Enable Ports**

Use the <code>remove\_bsd\_compliance</code> command to remove the compliance-enable pattern definitions. This command removes all specifications made with the <code>set\_bsd\_compliance</code> command.

# **Checking IEEE Std 1149.1 Compliance**

You can use the command <code>check\_bsd</code> to verify the compliance of your logic with IEEE Std 1149.1. This command analyzes your boundary-scan logic, verifying its behavior and assuring that it complies with IEEE Std 1149.1.

As <code>check\_bsd</code> goes through the design, it reports on its progress through messages printed to the screen. These messages tell you what is checked and inform you of any violations that occur.

The check bsd command verifies IEEE Std 1149.1 compliance of

- · The TAP controller
- The instruction register
- · The bypass register
- The boundary-scan register
- Other test data registers, if they exist
- Input and output ports, to see if they are controllable or observable
- Inferred instructions, to see if they select the correct register and trigger the correct behavior

At the end of the report is a summary of the kinds of violations you have, how many elements are concerned, and reference to the IEEE Std 1149.1 rules being violated.

If you use the -verbose option, check bsd provides you with the complete list of

- TAP controller states
- Instructions
- Instruction opcodes
- Test data registers (A flush test is performed during extraction of the test data registers by shifting 0011 through the test data register.)
- BSR cells (Their structure is extracted from your design by the compliance checker.)

#### Note:

If you want the tool to automatically extract your design instruction's opcode, use check\_bsd -infer\_instructions true. If you want to specify the opcode manually, use check bsd -infer instructions false (the default).

# Using the check\_bsd Command

Check the compliance of your design against IEEE Std 1149.1 by using the <code>check\_bsd</code> command. This command has the following syntax:

Table 4-4 shows the command options.

Table 4-4 The check\_bsd Command Options

Option	Description
-verbose	Provides more detailed message reporting for violations.
-effort effort_level	Specifies the amount of effort the tool exerts when extracting the boundary-scan instructions for a design that has a large instruction register.
-infer_ instructions	Default is false, which specifies that the <code>check_bsd</code> command uses implemented instructions and their opcodes values from the boundary-scan-inserted design.

Table 4-5 Choices for the -effort Option

Option	Description
low	Use low effort for designs with the one-hot encoding scheme. If your design does not have one-hot encoding, use medium or high effort. The tool uses heuristics to extract boundary-scan instructions.
medium	This is the default effort value. The tool uses heuristics and limited sequential search to extract boundary-scan instructions.
high	The tool uses heuristics and full sequential search to extract boundary-scan instructions.

Run the <code>check\_bsd -infer\_instructions</code> false (the default) command to specify the BSD instructions manually. When you set this option to <code>true</code>, the tool extracts the instructions automatically.

#### Note:

To eliminate TEST-819 violations, indicate in your pad model that the input has a pull-up resistor. In the library description of your pad cell, add the following line in the declaration for the pin connected to the input port:

For more information about the <code>driver\_type</code> attribute, see the Library Compiler documentation.

# **Resolving Compliance Violations**

After you check your design for IEEE Std 1149.1 compliance and the results show compliance violations, you might need to troubleshoot and debug your design. To successfully troubleshoot and debug your design, you should have experience with the Design Compiler tool and knowledge of logic design. See also the *DFTMAX Boundary Scan Reference Manual* for further information on these violations.

The process for troubleshooting and debugging your design is described in the following sections:

- Downgrading Errors To Warning Status
- Preparing to Debug Your Design
- Troubleshooting Problems in Your Design
- Debugging Your Source File

#### **Downgrading Errors To Warning Status**

Certain errors found by the <code>check\_bsd</code> command prevent BSDL and pattern generation. For debugging purposes, you can change the severity status of these errors so that the tool completes the verification flow.

To downgrade an error message, use the following command:

The following example downgrades the severity of TEST-893 and TEST-813 from error to warning:

```
set message severity -names {TEST-893 TEST-813} w
```

To upgrade back to error status, specify:

```
set message severity -names {TEST-893 TEST-813} e
```

In certain situations, the <code>check\_bsd</code> command generates TEST-813 or TEST-816 error messages because the tool is unable to infer the correct set of TAP state elements. Use the <code>define\_dft\_design -type tap</code> command to specify the set of TAP state elements to be used by the <code>check bsd</code> command.

Use the set\_boundary\_cell\_io command as follows to guide the tool when the TEST-893, TEST-894, or TEST-891 error occurs:

The following table shows the set boundary cell io command options.

Option	Description				
-type boundary	boundary-scan register chain				
in_pi	Specifies the port associated with the input PI BSR cell				
in_po	Specifies the PO path of the BSR cell				
out_pi	Specifies the PI path of the BSR cell for OUTPUT or CONTROL BSR cell				
out_po	Specifies the port associated with the BSR cell PO for OUTPUT or CONTROL BSR cell				

#### For example:

```
set_boundary_cell_io -type boundary \
  -access {out_pi U11/U1/Z out_po q2scan/inst1/inst6/U1/Z} \
  -cell q2bscan/inst1/inst4/q reg
```

You can change the severity status only for the messages listed in Table 4-6. Do not attempt to downgrade or upgrade any other messages; the following message appears if you do:

```
message name cannot be down/up gradable
```

Use the  $set\_tap\_elements$  command as follows to when the TEST-816 and TEST-813 error occurs:

Example 4-1 shows you how a TAP FSM designed with four registers is specified.

#### Example 4-1 A TAP Finite-State-Machine (FSM) Designed With Four Registers

```
set_tap_elements -state_cells {
  tap/simple/tap_state_reg[0] \
  tap/simple/tap_state_reg[1] \
  tap/simple/tap_state_reg[2] \
  tap/simple/tap_state_reg[3] }
```

Table 4-6 Violations That Support Severity Changes

Message	Туре	Implication
TEST-813 - TAP controller state flops have been found, which is an insufficient number of state flops.	E	Specify the TAP states with set_tap_elements.
TEST-816 - TRST does not reset TAP controller asynchronously. TRST specification ignored.	E	Specify the TAP states with set_tap_elements. Use synchronous reset for all purposes.
TEST-828 - The capture value of the least significant bits in the instruction register is %s%s. It must be the fixed pattern "01".	E	None.
TEST-835 - The capture value of the least significant bit in the Device Identification Register is logic 0. It must be logic 1.	E	None.
TEST-843 - Logic cannot exist between boundary scan cell %s and design port %s.	E	The controlling/disabling value of cells for which TEST-843 occurred might be incorrect in the BSDL file. An annotation appears in the BSDL file when TEST-843 downgraded.
TEST-859 - Unable to find the Boundary Scan Register Update flops on falling edge of TCK.	E	None.
TEST-877 - The output pin of the boundary scan register cell %s is not being driven by the input pin during the instruction %s with opcode %s.	W	Only applicable to BSR cells with PI and PO (BC_1 through BC_7).
TEST-891 - Not able to locate the parallel output for the boundary scan register cell %s.	E	Returns the BSR cell type (output or control). This error only occurs with input and control BSR cells.
TEST-893 and TEST-894 - Not able to locate the parallel input for the boundary scan register cell %s.	W	This message occurs while checking PIs for output and controlling BSR cells. The tool returns TEST-894 for only output BSR cells and TEST-893 for only controlling BSR cells.

### **Preparing to Debug Your Design**

When you are debugging your design, you should constrain the runtime to no longer than 5 minutes. The test case you use to debug should include at a minimum:

- Netlist
- I/O pad cells for input, output, and bidirectional ports
- Logic libraries
- Run script file run.scr

If your test case is large (requiring more than 5 minutes to run), use the Design Compiler or Design Vision tools to reduce it. To reduce your design, you can do the following:

- 1. Identify the core logic not used by boundary scan.
- 2. Group all the core logic.

```
group {list of cells} -design name CORE -cell
```

3. Set the current design to CORE.

```
current design CORE
```

4. Remove the CORE design logic using

```
remove_cell -all
remove net -all
```

Set the current design to TOP.

```
current design TOP
```

6. Save your design and run run.scr.

When using the boundary-scan design flow, the easiest way to reduce your test case is to select a one-port-per-pad reference in your design for BSR insertion and assign a linkage bit to the other ports. If the core logic is too big, then remove them as shown in the previous steps.

# **Troubleshooting Problems in Your Design**

You can gather information about problems in your design by generating reports using the <code>check\_bsd</code> and <code>check\_design</code> commands before setting boundary-scan design specifications. The reports generated using the <code>preview\_dft</code>, <code>insert\_dft</code>, and <code>check\_bsd-verbose</code> commands provide information critical to locating compliance violations in your design.

Write your netlist in Verilog format to assist in tracing problems, or use Design Vision schematics. To write out your netlist in Verilog format, use the following command:

```
change_names -rules verilog -hierarchy
write -hierarchy -format verilog -output design.v
```

### Troubleshooting Using preview\_dft

You can use preview\_dft to gather information about the violations in your design and issues with pad validation. Error messages are issued that describe boundary-scan violations. A warning message generated using preview dft is shown in Example 4-2.

#### Example 4-2 Warning Message From preview\_dft

Warning	g: Infe	rring de	fault dev	vice package	'my_pa	ck'. (TES	ST-601)		
index disval	-	pin(s)	package	function	type	impl	ccell		
			pin						
6	clk	U10/Z	_	clock	BC4	DW BC4		-	-
5	en	U12/Z	_	input	BC2	DW_BC2	_	-	-
4	in0	U100/Z	_	observe_only	BC4	DW_BC4	_	-	-
3	*	U200/E'	_	control	BC2	DW BC2	_	-	_
2	out0	U200/A	_	output3	BC1	DW_BC1	3	1	Z
1	*	U300/E'	_	control	BC2	DW_BC2	_	-	-
0	out1	U300/A	_	output3	BC1	DW BC1	1	1	d

### **Troubleshooting Using insert\_dft**

All pad validation issues must be well understood and resolved before moving on to the <code>insert\_dft</code> command.

Use the following guidelines for issues with pads failing preview dft validation:

- · Review your pad reference datasheet.
- Review the liberty pad cell or soft macro pad cell for syntax issues.
- Review the constraints applied in the netlist to the instance of the pad reference.
- Review the way the pad functionality is reduced from bidirectional to INPUT or OUTPUT.
- Review the way extra enables and data pins are constraints blocking the pad validation.
- Review the pad design command specifications for correct BSR assignments.
- Review the active state for pad design specifications and any instruction enables.

A warning message generated from insert dft is shown in Example 4-3.

#### Example 4-3 Warning Message From insert\_dft

Warning: Enable pin(s) attached to the tristate port my\_port drive the port to high impedance value always. The port is ignored for boundary scan insertion. (TEST-432)

#### Troubleshooting Using check\_bsd

You can use <code>check\_bsd</code> to gather information about problems in your design. The tool generates messages as it runs <code>check\_bsd</code>, displaying information on problems in your design. The tool is robust enough to accept user guidance in the event of <code>check\_bsd</code> violations; here are some of the commands for user guidance:

- set boundary cell io
- set tap elements
- set message severity

A warning message generated from check bsd is shown in Example 4-4.

#### Example 4-4 Warning Message From check\_bsd

```
Warning: A boundary scan register cell is missing on design OUTPUT port my_port. (TEST-838a)

Information: This problem occurred because pin IO of the cell io pads/my port buf is driven by a weak 'z' signal. (TEST-905)
```

If you insert BSD manually, the <code>check\_bsd</code> command requires an EXTEST binary code. If you don't specify an EXTEST code, the <code>check\_bsd</code> command issues the following error message:

```
Error: EXTEST opcode not specified...
```

The EXTEST opcode is not mandatory if the <code>-std</code> option of the <code>set\_bsd\_configuration</code> command is set to IEEE Std 1149.1 1993

# **Debugging Your Source File**

BSD errors in your design can include the following:

- The TAP state machine is not extracted.
- The reset is missing or incorrect.
- The bypass register is not found.
- There is a missing pullup.
- · There is a missing BSR on a port.

- Pad validation fails.
- The pad is a nonfunctional black box.

After you know what the problems are in your design, find the location of the problem in your source file and fix it. First locate the functional pad and pin attributes.

Here are some suggestions on how to debug pad issues:

- For .lib format without pad attributes, see "Reading the HDL Source Files" on page 2-78.
- The .lib model might be incorrect or incomplete. See the Library Compiler documentation.
- Design Compiler synthesis optimized the pads. Use set\_dont\_touch for all .lib pad cells before the insert\_dft command.
- The pad pin functions are not compiled by the Design Compiler or Library Compiler tools and the pad becomes a black box.
- The pad might have hierarchy that is not mapped to gates.
- If the .lib cell does not exist in the read libraries, use the following commands in dc shell:

```
report_cell <instance>
report attribute find (lib pin, '<library>/<reference>/*')
```

- If it is a black box, then turn off the pad validation for insertion. (But remember that it must be functional for verification.)
- IDDQ structures and PU/PD are not constrained for boundary-scan compliance: the test MUX enables are not in the correct mode, and the IDDQ structures and PU/PD are not controlled by the TAP.
- The TAP port pads are linkage bit.
- If you are using soft macro cells with the pad design command, make sure they are boundary-scan compliant as well.
- TAP ports pads must be dedicated ports and not shared.

For the verification flow, most of the these guidelines apply, but all pads must be functional; black boxes and unmapped logic are not allowed.

There are no special checks for pads in IEEE Std1149.1 and IEEE Std 1149.6 applications.

If the design has IEEE Std 1149.6 cells, the pad are validated during an IEEE Std 1149.1 compliance check. However, the IEEE Std 1149.6 cells are checked only for IEEE Std 1149.1 compliance.

#### Note:

bsr-segments that are embedded BSR in pads are validated only during an IEEE Std 1149.1 compliance check.

Then find any problematic pins or buffer I/O pads in the Verilog netlist.

After you locate and debug the problems found in your design, save the source file.

### **Setting Assumed Values on Design Pins**

You can use the <code>set\_test\_assume</code> command to assign a known logic state for pad validation during the <code>preview\_dft</code>, <code>insert\_dft</code>, and <code>check\_bsd</code> commands. Also, you can use the command to add values to the user-defined-test-data-register (UTDR) shift enables or MUX enables for UTDR validation during <code>check\_bsd</code> internal simulation. The command accepts both driver pins and load pins.

The command syntax is

```
dc shell> set test assume value pin list
```

The *value* argument specifies the assumed 1 or 0 value on the specified pins, and the *pin\_list* argument specifies the pin names of the pad enables, net enables, and MUX enables, including the UTDR registers.

The hierarchical path to the pin should be specified for pins in subblocks of the current design.

The <code>check\_bsd</code> command takes into account the conditions you define with the set test assume command.

The set\_test\_assume command has no impact on BSD patterns or BSDL files. The command is ignored during BSD pattern generation or BSDL file generation.

Using the <code>set\_test\_assume</code> command allows you to apply alternative values to a design net, which can aid in passing a compliance check or pad validation. However, this might then require postprocessing of the netlist, using the correct values in the <code>set\_test\_assume</code> command for the final netlist checks with <code>check bsd</code> simulation and pad validation.

# **Generating SDC Constraints for Boundary-Scan Logic**

The following topics describe how to create a Synopsys Design Constraints (SDC) file for boundary-scan logic:

- Generating the SDC File
- Additional Steps for Asynchronous Boundary-Scan Designs
- Limitations

# Generating the SDC File

After running the <code>check\_bsd</code> command, you can generate an SDC file for the boundary-scan logic in the design. The SDC file does the following:

- Creates the TCK clock, which constrains the TCK clock domain
- Constrains the TAP ports
- Applies appropriate multicycle exceptions to the boundary-scan logic

SDC file generation is performed by a Tcl procedure provided in the synthesis installation directory at

```
$SYNOPSYS/auxx/syn/dftc/sdcgen bsd.tcl
```

The procedure must be run after a successful <code>check\_bsd -verbose</code> command, and it accepts the output from that command as input. Run the procedure as follows:

```
# insert boundary-scan logic
insert_dft

# check boundary-scan logic
check_bsd -verbose > ./check_bsd.log

# generate SDC for boundary-scan logic
source $synopsys_root/auxx/syn/dftc/sdcgen_bsd.tcl
sdcgen_bsd \
    -check_bsd_log ./check_bsd.log \
    -chk_port_name \
    -tck_port_name TCK \
    -tdi_port_name TDI \
    -tms_port_name TMS \
    -trst_port_name TRST \
    -tdo_port_name TDO \
    -output top bsd.sdc
```

The resulting SDC file constrains only the boundary-chain logic inside the chip-level design. It applies false paths to all non-boundary-scan input and output ports, and it does not create any clocks except TCK.

The SDC file does not constrain the external environment of the chip-level design. You must still specify the operating conditions and I/O drive and load characteristics.

# **Additional Steps for Asynchronous Boundary-Scan Designs**

For asynchronous boundary-scan designs, you must manually add an additional clock-gating timing exception to the SDC file to suppress a false clock-gating path.

Asynchronous boundary-scan insertion is configured using the <code>-style asynchronous</code> option of the <code>set\_bsd\_configuration</code> command. The default is synchronous boundary-scan insertion, which does not require this manual update.

To update the SDC file, follow these steps interactively in Design Compiler or PrimeTime after applying the initial SDC file from the sdcgen bsd procedure:

1. (Design Compiler) Clock-gating checks are not enabled by default in Design Compiler. To enable them, run the following command:

```
dc_shell> set_clock_gating_check -setup 0 -hold 0
```

2. Report the worst minimum delay path in your TCK path group:

```
prompt> report_timing -group tck -delay_type min -path_type short
```

If you do not know the TCK clock group name, use the <code>report\_path\_group</code> command to find it. The timing report should show a violating clock-gating path similar to the following:

```
Startpoint: ChipLevel DW tap inst/U2/U3 0
                  (rising edge-triggered flip-flop clocked by tck')
  Endpoint: ChipLevel BSR top inst/ChipLevel BSR mode inst/*cell*747
               (gating element for clock tck')
  Path Group: tck
  Path Type: min
  Point
                                                                      Incr
                                                                                  Path
_____

      clock tck' (rise edge)
      55.00
      55.00

      clock network delay (ideal)
      0.00
      55.00

      ChipLevel_DW_tap_inst/U2/U3_0/CP (FD2)
      0.00
      55.00 r

      ChipLevel_DW_tap_inst/U2/U3_0/QN (FD2)
      1.93
      56.93 f

  ChipLevel BSR top inst/ChipLevel BSR mode inst/*cell*747/B (AN2I)
                                                                      0.96
                                                                                57.89 f
  data arrival time
                                                                                   57.89
```

```
145.00 145.00
clock tck' (fall edge)
clock network delay (ideal)
                                  0.00
                                       145.00
ChipLevel BSR top inst/ChipLevel BSR mode inst/*cell*747/A (AN2I)
                                  0.00 145.00 f
                                  0.00
clock gating hold time
                                        145.00
data required time
                                        145.00
______
data required time
                                        145.00
data arrival time
                                        -57.89
  slack (VIOLATED)
```

This path is not a real violation, as the clock signal being gated is not active until several cycles after the enable signal stabilizes.

3. Interactively apply a minimum delay (hold) false path exception to the violating clock-gating path endpoint (highlighted in the preceding example report):

- 4. Repeat the report\_timing command from step 2 to verify that the clock-gating violation is no longer reported.
- 5. Add the set false path exception to the end of your boundary-scan SDC file.

#### Limitations

Note the following limitations of SDC file generation for boundary-scan logic:

- You must provide the TAP port names; they are not obtained from the design data or compliance check report.
- The boundary-scan logic must be inserted at the top level of the design, which is the
  default. You cannot use the set\_dft\_location to place the boundary-scan logic in
  another location.
- For asynchronous boundary-scan designs, you must manually apply a false-path exception to a clock-gating path.
- IEEE Std 1149.6 logic is not supported (because the <code>check\_bsd</code> command does not support it).
- No exceptions are generated for user-defined test data registers.

# 5

# Generating BSDL and BSD Patterns

This chapter describes how to create test patterns in various formats for use in simulation. It also provides information on BSDL file generation and using BSD patterns with TetraMAX ATPG and VCS simulation.

Generating BSD patterns and BSDL files for IEEE Std 1149.1 and the IEEE Std 1149.6 uses the same user interface (UI) or commands as described in this chapter.

The BSD patterns can be written after <code>insert\_dft</code> for both IEEE Std 1149.1 and IEEE Std 1149.6 and after <code>check bsd</code> for IEEE Std 1149.1.

This chapter includes the following sections:

- Creating Test Patterns
- Preparing for BSDL Generation
- Generating Your BSDL File
- Generating BSDL and BSD Patterns for Multiple Packages
- Generating BSDL and Test Patterns After BSD Insertion
- BSDL-Based Test Pattern Generation
- Fault Grading BSD Patterns With TetraMAX
- Simulating BSD Patterns With VCS

# **Creating Test Patterns**

You can use the DFTMAX tool to generate patterns to test your boundary-scan logic. By simulating these vectors through your boundary-scan logic, you can achieve significant fault coverage of your boundary-scan design. The vectors generated are typically functional vectors and are based on the structure of your boundary-scan logic. The vectors also allow leakage and DC parametric testing, enabling you to characterize your circuit's ports.

Pattern generation is described in the following sections:

- Generating Test Patterns
- · Writing STIL and Other Pattern Files
- Initializing Configuration Registers in the Test Program
- Providing Additional Settling Time After Update-DR for Slow Pads

# **Generating Test Patterns**

To create test patterns for your boundary-scan design, use the <code>create\_bsd\_patterns</code> command:

This command creates test patterns according to the specified options, storing them in memory to be written out by a subsequent write test command.

The -type option specifies a list of one or more pattern types to be created. The pattern types are described in Table 5-1. If no type is specified, the default is all.

Table 5-1 Pattern Type Choices for the -type Option

Pattern type	Description
tap_controller	Generates patterns to test the TAP controller finite state machine.
reset	Generates patterns to test the reset behavior in the TAP controller.
tdr	Generates patterns to test the boundary-scan instructions and their associated test data registers, if they exist.
bsr	Generates patterns to test the boundary-scan register.

Table 5-1 Pattern Type Choices for the -type Option (Continued)

Pattern type	Description
leakage	Generates patterns to test I/O leakage.
ac_input_pulse	Generates patterns for AC input tests with EXTEST_PULSE instruction. These patterns test the preset/transition/single ended/DC behaviors of AC receivers and the DC behavior of the AC instruction.
ac_input_train	Generates patterns for AC input tests with EXTEST_TRAIN instruction. These patterns test the preset/transition/single ended/DC behaviors of AC receivers and the DC behavior of the AC instruction.
ac_output_pulse	Generates patterns for AC output tests with EXTEST_PULSE instruction. These patterns test the transition behavior of AC drivers with the AC instruction. The patterns also test AC/DC selection cells.
ac_output_train	Generates patterns for AC output tests with EXTEST_TRAIN instruction. These patterns test the transition behavior of AC drivers with the AC instruction. The patterns also test AC/DC selection cells.
functional	Includes all patterns types needed to test the logic function of the boundary-scan logic. It includes the following types:
	<pre>tap_controller, reset, bsr, tdr, ac_input_pulse, ac_input_train, ac_output_pulse, ac_output_train</pre>
dc_parametric	Includes the BSR and leakage patterns types, which are used to test I/O voltage and current levels, respectively. It includes the following types:
	bsr, leakage
all	Includes all patterns types. This is the default.

The -effort option controls how much effort is used when the tool analyzes the logic to determine what boundary-scan instructions exist. For more information, see the man page.

If compliance checking has not been performed, the <code>create\_bsd\_patterns</code> command invokes the compliance checker before creating patterns. If a boundary-scan design is noncompliant, the command does not generate any functional vectors. You can downgrade some errors to warnings and then write the patterns or use the user guidance. For more information, see "Downgrading Errors To Warning Status" on page 4-11.

The dc\_parametric pattern type allows you to check I/O voltage and current levels using the SAMPLE, PRELOAD, and EXTEST instructions. The BSR patterns allow you to check DC design characteristics such as input threshold voltage Vil/Vih or current Iil/lih and the output threshold voltage Vol/Voh or current Iol/Ioh. Use the bsd max in switching limit

and <code>bsd\_max\_out\_switching\_limit</code> variables to control how many inputs and outputs can be allowed to switch simultaneously. For additional information on DC parametrics, see the <code>DFTMAX</code> Boundary Scan Reference Manual. For more information on setting input/output switching limits, see the <code>DFTMAX</code> Boundary Scan Reference Manual.

The following command creates all test pattern types:

```
dc shell> create bsd patterns
```

The following command creates only the reset and tdr pattern types:

```
dc shell> create bsd patterns -type {reset tdr}
```

Example 5-1 shows typical output from the create bsd patterns command.

#### Example 5-1 create bsd patterns Command Output

```
.....Generating vectors to test the asynchronous test logic reset
.....Generating vectors to test the synchronizing sequence of 5 1's on tms
.....Generating vectors to test the TAP FSM
.....Generating vectors to test boundary scan instructions
......Generating vectors to test the 'BYPASS' instruction.
......Generating vectors to test the 'EXTEST' instruction.
......Generating vectors to test the 'SAMPLE' instruction.
......Generating vectors to test the 'PRELOAD' instruction.
......Generating vectors to test the 'EXTEST PULSE' instruction.
......Generating vectors to test the 'EXTEST TRAIN' instruction.
.....Generating vectors to test the boundary scan register
.....Generating vectors to perform leakage test.
.....Generating vectors for ac output tests with EXTEST PULSE instruction.
 .....Generating vectors to test the transition behavior of the instruction.
.....Generating vectors for ac output tests with EXTEST TRAIN instruction.
   .....Generating vectors to test the transition behavior of the instruction.
   .....Generating vectors to test the behavior of ac/dc selections cells.
.....Generating vectors for ac input tests with EXTEST PULSE instruction.
   .....Generating vectors to test the preset behavior of ac receivers.
   .....Generating vectors to test the edge sensitive behavior of ac receivers.
   .....Generating vectors to test the single ended behavior of ac receivers.
   ..... Generating vectors to test dc behavior of the instruction.
.....Generating vectors for ac input tests with EXTEST TRAIN instruction.
   .....Generating vectors to test the preset behavior of ac receivers.
   .....Generating vectors to test the edge sensitive behavior of ac receivers.
   .....Generating vectors to test the single ended behavior of ac receivers.
   .....Generating vectors to test the level sensitive behavior of ac receivers.
   ..... Generating vectors to test dc behavior of the instruction.
```

# Writing STIL and Other Pattern Files

After using the <code>create\_bsd\_patterns</code> command to create patterns in memory, use the <code>write test</code> command to write out the patterns in the formats you want:

```
write_test
  -format stil | wgl_serial | verilog
  [-output output vector file name]
```

Use the -format option to specify the output format. Valid format arguments are

- stil Generates a STIL file (.stil) that contains test patterns. You can use the stillverilog utility to create a Verilog testbench for the patterns. This testbench format allows you to simulate the exact patterns used on the tester. For more information, see "Using MAX Testbench" in TetraMAX Help.
- wgl\_serial Generates a WGL file (.wgl) that contains test patterns in serial WGL format.
- verilog Generates a single Verilog testbench file (.v) that applies and simulates the
  test patterns; the patterns are contained in the Verilog file. This testbench file contains
  comments that are useful for debugging.

By default, the write\_test command names the output files after the name of the current design. You can use the <code>-output</code> option to specify a different base name for output file names. Do not include the file extension; the tool automatically adds the appropriate file extension for each file type.

Example 5-2 shows a script for writing out boundary-scan test patterns to STIL.

#### Example 5-2 Generating STIL Using the DFTMAX Tool

```
# setting up
set search_path [concat ./ $search_path]
set target_library "asic_vendor.ddc"
set synthetic_library {dw_foundation.sldb}
set link_library [concat "*" $target_library $synthetic_library]
# read the boundary-scan design
read_file -format ddc TOP.ddc
link
# create some boundary-scan test patterns
create_bsd_patterns
# Write out STIL patterns
write test -format stil
```

Example 5-3 shows typical output from the write test command.

#### Example 5-3 write test Command Output

```
dc_shell> write_test -format stil -output top_stil_tb
...Getting test program from design.
...Writing test patterns to file top_stil_tb.stil.
1
dc_shell> write_test -format verilog -output f_verilog_tb
...Getting test program from design.
...Writing native Verilog test bench to file f_verilog_tb.v.
```

```
dc shell> write test -format wql serial -output top wql tb
... Getting test program from design.
...Writing test patterns to file top wgl tb.wgl.
/remote/release/synthesis/A-2007.12/sparcOS5/syn/ltran/stil2wgl:
processing the unnamed PatternExec block
       STIL2WGL Version A-2007.12-LS
//
      Copyright (c) 2002-2006 by Synopsys, Inc.
//
               ALL RIGHTS RESERVED
//
STIL-parse(top wgl tb.wgl.stil): ... STIL version 1.0 ( Design P2001.01)
STIL-parse(top wql tb.wql.stil): ... Building test model ...
STIL-parse(top wgl tb.wgl.stil): ... Signals ...
STIL-parse(top wgl tb.wgl.stil): ... SignalGroups
STIL-parse(top wgl tb.wgl.stil): ... Timing ...
STIL-parse (top wgl tb.wgl.stil): ... PatternBurst " BSD burst " ...
STIL-parse(top_wgl_tb.wgl.stil): ... PatternExec
STIL-parse(top_wgl_tb.wgl.stil): ... Pattern block " BSD block " ...
stil2wgl: End of STIL data; WGL generation complete
```

# **Initializing Configuration Registers in the Test Program**

Some chips have configuration registers that control aspects of chip function such as pad cell or power domain operation. These configuration registers might need to be initialized at the beginning of the boundary-scan test pattern program. If your design contains such configuration registers, you should specify initialization information to be integrated into the boundary-scan test program.

Configuration register initialization is described in the following sections:

- Initializing User-Defined Test Data Registers
- Using a Custom test\_setup Initialization Procedure
- Configuration Registers With Boundary-Scan Reset Connections

# **Initializing User-Defined Test Data Registers**

If your configuration registers are accessed as user-defined test data registers (UTDRs), do the following:

1. Define each configuration UTDR by using the set\_dft\_signal and set\_scan\_path commands. For example,

```
set_dft_signal -view spec -type tdi \
  -hookup_pin UPAD_UTDR/tdi
set_dft_signal -view spec -type tdo \
  -hookup pin UPAD UTDR/tdo
```

```
set dft signal -view spec -type bsd shift en \
 -hookup pin UPAD UTDR/bsd shift en
set dft signal -view spec -type capture clk \
 -hookup pin UPAD UTDR/capture clk
set dft signal -view spec -type update clk \
 -hookup pin UPAD UTDR/update clk
set dft signal -view spec -type bsd update en \
 -hookup pin UPAD UTDR/bsd update en
set scan path -class bsd PAD CONFIG REG \
 -view spec -exact length 5 -bsd style synchronous \
 -hookup { \
   UPAD UTDR/tdi \
   UPAD UTDR/tdo \
   UPAD UTDR/bsd shift en \
   UPAD UTDR/bsd update en \
   UPAD UTDR/update clk \
   UPAD UTDR/capture clk}
```

2. When you define a user-defined instruction with the set\_bsd\_instruction command that selects a configuration UTDR, specify an initialization value by using the -bsd init data option:

```
set_bsd_instruction -view spec CONFIG_PADS \
    -register PAD_CONFIG_REG -bsd_init_data 10001
set_bsd_instruction -view spec CONFIG_POWER \
    -register POWER CONFIG REG -bsd_init_data 0110
```

For more information on implementing UTDRs, see "Implementing User-Defined Instructions" on page 2-50.

3. When you create the test program with the <code>create\_bsd\_patterns</code> command, specify the list of configuration instructions with the <code>-setup</code> instructions option:

```
create bsd patterns -setup instructions {CONFIG PADS CONFIG POWER}
```

The resulting test program contains a test\_setup procedure that initializes the configuration UTDRs to their defined initialization values. In addition, the flush test for each configuration UTDR scans in the initialization pattern after the flush-test pattern so that the value is not disturbed when the flush test exits through the Update-DR state.

4. Write the test program in STIL and/or WGL format using the write test command:

```
write_test -format stil -output BS_TEST
write_test -format wgl_serial -output BS_TEST
```

## Using a Custom test\_setup Initialization Procedure

If your configuration registers are not accessed as UTDRs, do the following:

- 1. Create a STIL procedure file containing a test\_setup procedure that initializes the configuration registers. The initialization procedure must return the TAP controller to the Run-Test-Idle state upon completion.
- 2. Before creating the test program, read the test\_setup procedure by using the read\_test\_protocol command with the -section test\_setup option: read test protocol -section test setup bsd test setup.spf
- 3. When you create the test program with the <code>create\_bsd\_patterns</code> command, incorporate this test\_setup procedure into the test program by using the <code>-bsd\_test\_setup</code> option:

```
create bsd patterns -bsd test setup enable
```

The resulting test program contains the test\_setup procedure that you created.

4. Write the test program in STIL and/or WGL format using the write test command:

```
write_test -format stil -output BS_TEST
write test -format wgl serial -output BS TEST
```

# **Configuration Registers With Boundary-Scan Reset Connections**

By default, a normal boundary-scan test can perform multiple boundary-scan reset operations during the test program. For configuration registers connected to the boundary-scan reset signal, these reset assertions can cause the configuration registers to lose their initialized values.

In this case, you can use the <code>-jtag\_reset</code> option of the <code>create\_bsd\_patterns</code> command to suppress boundary-scan resets that occur during the test program. Depending on the configuration register initialization method, the usage is as follows:

• For configuration registers accessed as user-defined test data registers, specify the -jtag reset disable option along with the -setup instructions option:

```
set_bsd_instruction -view spec CONFIG_PADS \
    -register PAD_CONFIG_REG -bsd_init_data 10001

create_bsd_patterns \
    -setup_instructions {CONFIG_PADS} \
    -jtag reset disable
```

In this case, the tool creates a test\_setup procedure that asserts the boundary-scan reset signal before loading the specified configuration registers, but it suppresses all subsequent boundary-scan reset signals in the test program.

• For configuration registers initialized using a custom test\_setup procedure, specify the -jtag reset disable option along with the -bsd test setup option:

```
read_test_protocol -section test_setup bsd_test_setup.spf
create_bsd_patterns \
    -bsd_test_setup enable \
    -jtag reset disable
```

In this case, you supply a custom test\_setup procedure that is responsible for asserting boundary-scan reset and initializing the configuration registers. The tool suppresses all subsequent boundary-scan reset signals in the test program.

The <code>-type</code> option of the <code>create\_bsd\_patterns</code> command specifies the type of patterns to generate. If the <code>tap\_controller</code> or <code>reset</code> type is specified, the <code>-jtag\_reset</code> <code>disable</code> option is ignored because the boundary-scan reset signal must be asserted during these tests. If the <code>all</code> type is specified, the <code>tap\_controller</code> and <code>reset</code> tests are omitted from the test program.

The -jtag\_reset disable option can only be used together with either the -setup instructions or the -bsd test setup option.

#### Limitations

Note the following requirements and limitations for initializing configuration registers:

- For both initialization methods, you must write your test program in STIL and/or WGL formats; test programs written in Verilog format do not contain the custom initialization procedure.
- The two initialization methods are mutually exclusive; you cannot use both at the same time.

# **Providing Additional Settling Time After Update-DR for Slow Pads**

For designs with slow I/O pads or fast TCK clock frequencies or both, when the EXTEST instruction is active, the output pads might not settle before the value is measured in the clock cycle after the Update-DR state. In this case, you can add one or more dead cycles after the Update-DR state when the EXTEST instruction is active, which provide additional settling time for slow output pads.

To do this, set the following variable to the number of desired dead cycles:

```
dc shell> set app var test bsd dead cycle after update dr cycle count
```

When the <code>create\_bsd\_patterns</code> command is run, it adds the specified number of dead cycles before output measurement. TCK will not pulse during these dead cycles. The default is 0 (zero), which does not insert any dead cycles.

# **Preparing for BSDL Generation**

Before you proceed to BSDL generation, you must include certain information in your boundary-scan design, which might already exist in your design database. Before generating your BSDL file, verify this information; if it does not exist, you must provide it.

You can generate the following reports to verify boundary-scan design information:

- BSD configuration
- BSD specification
- Pin mapping and package type

# Reading the Port-to-Pin Mapping File

Your top-level design should include a mapping of logical ports to physical package pins.

To read in the pin mapping file, use the following command:

```
read pin map file name
```

The command has the argument shown in Table 5-2.

Table 5-2 read\_pin\_map Command Argument

Argument	Description
file_name	The name of the port-to-pin mapping file

You might want to choose one package from the various packages for your design. You can optimize port ordering if you specify a pin map file before synthesis. The ordering can't be changed after synthesis. For example, if you have a ceramic package, you might use the following command:

```
read_pin_map ceramic_port_to_pin_map.txt
```

The following sections discuss the way the tool uses the port-to-pin mapping file and explain how to create one. For more information on linkage, bus, and unbused ports, see the *DFTMAX Boundary Scan Reference Manual*.

You can use the read\_pin\_map command to read in multiple packages. For more information, see "Generating BSDL and BSD Patterns for Multiple Packages" on page 5-16.

# Purpose of the Port-to-Pin Mapping File

By default, the tool routes boundary-scan register cells based on the alphanumeric order of their associated ports. This is generally not the optimum ordering for wiring, timing, or placement.

The port-to-pin mapping file allows you to specify the correspondence between logical ports and physical package pins. In the pin mapping file, you specify the physical package you intend to use, and then map logical ports on the top level of the design to the physical pins on the package.

The port-to-pin mapping file serves two purposes:

1. Provides the tool with information regarding the relative order of the ports for boundary-scan synthesis.

#### Note:

There is another way to order the boundary-scan register cells, which is described in "Custom Boundary-Scan Design" on page A-1.

2. Provides the tool with the naming relationship between ports and pins for BSDL file generation.

#### **Defining Relative Port Positions**

When deciding how ports are to be associated with pins, consider the relative position of the ports within the logic. The boundary-scan cell positions in the design's top-level logic should determine the port-to-pin mapping. For example, if RESETN is next to EN in the top-level logic, map the pins as shown here, to facilitate timing and optimize wiring:

```
PORT = EN, PIN = P5;
PORT = RESETN, PIN = P4;
```

The ordering of entries relative to one another in the port-to-pin mapping file determines the ordering of the logical ports to physical pins. However, the specific pin numbers denoted in the port-to-pin mapping file are placeholders only and do not map to actual package pin numbers.

#### **Defining Port and Pin Naming Relationships**

When you generate a BSDL file that corresponds to the boundary-scan design, you need to show the correspondence between logical ports and physical pins. The port-to-pin mapping file allows you to define this relationship.

## **Creating the Port-to-Pin Mapping File**

The port-to-pin mapping file contains package type and port ordering information.

The package type information is listed in the following manner:

```
PACKAGE = insert my package;
```

Use only one package type for each pin mapping file.

List elements in the port-to-pin mapping file first by logical port name and then by physical pin number.

```
PORT = port name, PIN = pin number;
```

For example, if you want to connect the port RESETN to package pin P5, you would enter the following information into your pin mapping file:

```
PORT = RESETN, PIN = P5;
```

Example 5-4 shows a port-to-pin mapping file.

#### Example 5-4 Port-to-Pin Mapping File

```
PACKAGE = insert my package;
PORT = IN1, PIN = P1;
PORT = IN2, PIN = P2;
PORT = IN3, PIN = P3;
PORT = EN, PIN = P4;
PORT = RESETN, PIN = P5;
PORT = IN4, PIN = P6;
PORT = CLK, PIN = P7;
PORT = CLOCKDR, PIN = P8;
PORT = configENABLE, PIN = P9;
PORT = config in, PIN = P10;
PORT = my tdi, PIN = P11;
PORT = my_tms, PIN = P12;
PORT = my_tck, PIN = P13;
PORT = my trst, PIN = P14;
PORT = configCAPTUREx, PIN = P15;
PORT = configENABLEx, PIN = P16;
PORT = OUT3, PIN = P17;
PORT = OUT6, PIN = P18;
PORT = OUT6enable, PIN = P19;
PORT = configCAPTURE, PIN = P20;
PORT = my tdo, PIN = P21;
PORT = OUT2, PIN = (P26, P27, P28, P29, P30, P31);
PORT = CONFIGURATION(3:0), PIN = (P42, P43, P44, P45);
PORT = VDD, PIN = (P46, P48, P50);
PORT = GND, PIN = (P47, P49, P51);
```

#### **Creating an Initial Pin Map File**

The following example of a Tcl script creates a basic pin map file using the design port declaration where you can change the order of the ports in this file according to your specific package pin map:

```
proc CreatePinMap {filename package} {
  set f [open $filename "w"]
  puts $f "PACKAGE = $package;"
  set n 0
  foreach_in_collection p [get_port *] {
   incr n
   puts $f "PORT = [get_object_name $p], PIN = P$n;"
  }
  close $f
}

# The pin map is needed to write BDSL file
CreatePinMap "pin_map.txt" my_package
```

# Verifying the BSD Configuration and Specification

You can verify the boundary-scan configuration and the current state of the BSD compliance-enable specification by specifying the preview dft -bsd all command.

# **Removing BSD Specifications**

You can use the <code>remove\_boundary\_cell\_io</code> command to remove BSD specifications from your boundary-scan design that you inserted by using the BSD specification commands with the exception of <code>check bsd</code>, <code>write bsdl</code>, and <code>create bsd patterns</code>.

# **Generating Your BSDL File**

You can generate a BSDL file for your boundary-scan design by using the write\_bsdl command.

The write bsdl command has the following syntax:

Invoke this command immediately after running the <code>insert\_dft</code> command or the <code>check\_bsd</code> command (for 1149.1 only). Invoking other commands could invalidate the BSL design data from which the BSDL and test patterns are generated.

The command has the options shown in Table 5-3.

Table 5-3 write\_bsdl Command Options

Option	Description				
-naming_check	Contains VHDL and BSDL reserved words. Some BSDL readers accept these reserved words in the BSDL file; others do not. This option enables you to specify the reserved words the tool checks during design processing. The tool performs naming checks on port, bus, register, instruction, package pin, and identifier names.				
-output file_name	Defines the file name for the output BSDL file. The file name can use either an absolute or relative path name. You must specify the full file name when using the <code>-output</code> option. The tool does not append a default suffix.				
-effort effort_level	Controls the effort used to search for implemented instructions.				

Table 5-4 Choices for the -effort Option

Option	Description
low	The tool uses heuristic methods to extract boundary-scan instructions.
medium	This is the default effort value. The tool uses heuristics and then random opcode generation to extract boundary-scan instructions.
high	The tool uses heuristic methods and full sequential search to extract boundary-scan instructions.

# **Performing Naming Checks**

The -naming check option has the choices shown in Table 5-5.

Table 5-5 The naming\_check Option

Option	Description
-naming_check VHDL	Specifies checks for both VHDL and BSDL reserved words. The tool generates warning messages for names that use either VHDL or BSDL reserved words. This is the default naming_check value.
-naming_check BSDL	Specifies checks for BSDL reserved words only. The tool generates warning messages for names that use the BSDL reserved words. The tool writes VHDL reserved words to the BSDL file without warnings.
-naming_check none	Disables all naming checks.

If you want to write a BSDL file and do a naming check on that file, use the following command:

write bsdl -naming check BSDL -output filename.bsdl

#### Note:

The <code>-naming\_check</code> options are mutually exclusive. Running the command with a different <code>-naming\_check</code> option overwrites the previous value.

#### Note:

If a boundary-scan design is noncompliant, the  $write\_bsdl$  command does not generate any BSDL file.

See Chapter 4, "Verifying the Boundary-Scan Design," for more information.

# **Defining the Bused Ports**

If your design contains bused ports, the BSDL generator uses the  $bus_naming_style$  variable to determine how to output the bused port names.

# Generating BSDL and BSD Patterns for Multiple Packages

You can have multiple package configurations for the same device. One package might use the full design with all boundary-scan cells wire-bonded to the full package pins. Another package might be a reduced package that has selected ports with boundary-scan cells that are not connected, or not wire-bonded, to package pins (no-connect [NC] ports).

Table 5-6 shows two such package pin map files. The reduced package does not bond EN to the package; the EN entry is commented instead.

Table 5-6 Example Full and Reduced Package Pin Map Files

Package pin map file full_pins.map	Package pin map file reduced_pins.map
PACKAGE = my_package1;	PACKAGE = my_package2;
PORT = clk, PIN = P1;	PORT = clk, PIN = P1;
PORT = vdd, PIN = P11;	PORT = vdd, PIN = P11;
PORT = vss, PIN = P12;	PORT = vss, PIN = P12;
PORT = EN, PIN = P2;	PORT = EN,
PORT = tck, PIN = P3;	PORT = tck, PIN = P3;
PORT = vdd, PIN = P13;	PORT = vdd, PIN = P13;
PORT = vss, PIN = P14;	PORT = vss, PIN = P14;
PORT = tms, PIN = P4;	PORT = tms, PIN = P4;
PORT = tdi, PIN = P5;	PORT = tdi, PIN = P5;
PORT = trst_n, PIN = P6;	PORT = trst_n, PIN = P6;
PORT = vdd, PIN = P15;	PORT = vdd, PIN = P15;
PORT = vss, PIN = P16;	PORT = vss, PIN = P16;
PORT = in1, PIN = P7;	PORT = in1, PIN = P7;
PORT = out2, PIN = P8;	PORT = out2, PIN = P8;
PORT = out1, PIN = P9;	PORT = out1, PIN = P9;
PORT = tdo, PIN = P10;	PORT = tdo, PIN = P10;

To generate a BSDL file in which the non-wire-bound ports are characterized as no-connect ports or linkage ports in the BSDL file, or to generate patterns for a package that has no-connect ports, do the following:

1. Use the read\_pin\_map command to read in the full package pin map file that wire bonds all ports of the design. This ensures a full set of boundary-scan cells.

- 2. Insert and map the boundary-scan logic in the design.
  - Steps 1 and 2 are not required for the verification flow, in which you manually insert the BSD logic into the design.
- 3. Run the check bsd command on the design.
- 4. Use the read\_pin\_map command to read in the package pin map files. Some of these pin map files might contain no-connect ports.
- 5. To write out BSDL or BSD patterns for a package, specify the package as the default package with the set bsd configuration -default package command.

For example, suppose design M1 has two package configurations. Package M1\_large\_pkg bonds out all the ports in the design. Package M1\_small\_pkg contains no-connect ports in2, out2, and inout2. Both of these packages have unused pins in3, out3, and inout3. The following script fragment shows boundary scan insertion for package M1\_large\_pkg. The script then runs compliance checking on the BSD-inserted design and outputs a BSDL file and pattern file. Next, the script reads in package M1\_small\_pkg and generates its BSDL and pattern files.

#### Example 5-5 Multiple Packages

```
# Read the package that bonds out all the ports in the design
read pin map M1 large.pinmap
insert dft
check bsd -verbose
# Set the default package
set bsd configuration -default package M1 large pkg
# Generate BSDL file for package M1 large pkg
write bsdl -naming check BSDL -output M1 large.bsdl
# Generate patterns for package M1 large pkg
create bsd patterns
write test -format stil -output M1 large stil
# Read the pin map for the reduced package
read pin map M1 small.pinmap
# Generate BSDL file for package M1 small pkg
set bsd configuration -default package M1 small pkg
write bsdl -naming check BSDL -output M1 small.bsdl
# Generate patterns for package M1 small pkg
create bsd patterns
write test -format stil -output M1 small stil
```

The BSDL output annotates which ports are no-connect ports. For example, the following fragment for package M1\_small\_pkg declares all the ports in the design that are no-connect ports.

```
port (
    . . .
                      bit:
    trst n : in
    inout1 : inout
                      bit;
    tdo
          : out
                      bit;
    EN
          : linkage bit;
                            -- NC port
    in1
          : linkage bit;
                            -- NC port
    in3
          : linkage
                      bit;
    inout2 : linkage
                      bit;
                            -- NC port
    inout3 : linkage
                      bit;
           : linkage
                            -- NC port
    out1
                      bit;
           :
    out2
              linkage
                       bit;
                            -- NC port
    out3
          : linkage
                       bit
);
```

BSR cells connected to no-connect ports are described as internal BSR cells in the BSDL file. Merged BSR cells have duplicate entries in the BSDL with the same cell number. If a merged BSR cell is associated with only one no-connect port, the corresponding cell entry does not appear in the BSDL file. If both ports associated with a merged BSR cell are no-connect ports, the cell is described as an internal BSR cell.

When a merged BSR cell also controls multiple ports and all its associated ports are no-connect ports, the BSR cell is described as an internal cell in the BSDL. When the input port associated with this BSR cell is a no-connect port, its cell entry is removed. If all the ports controlled by the BSR cells are no-connect ports, the cell entry for the control BSR cell is removed.

The following BSDL output fragment for package M1\_small\_pkg describes the BSR cells. In this example, BSR cells 7, 2, and 0 are exclusively connected to NC ports.

r	num	cell	port	function	safe	[ccell	disva.	L resl	Lt]
7	7	(BC2,	*,	internal.	X),				&
6	5	(BC1,	in2,	input.	X),				&
5	5	(BC2,	clk,	input,	X),				&
4	4	(BC1,	*,	control,	0),				&
3	3	(BC1,	in3,	input,	X),				&
2	2	(BC1,	*,	internal,	X),				&
1	L	(BC7,	inout1,	bidir,	X),	4,	0,	Z)	&
C	)	(BC7,	*,	internal,	X),				&

Detailed information on merged BSR cells can be found in section B.11.1.3, Merged Cells, pages 187-188, of the IEEE Std 1149.1-2001. Note in particular, BSR cell #9, which is a feed-through signal, and Figure B.9 on page 188, as well as the last paragraph describing the BSR cell #9 in this figure.


# **Generating BSDL and Test Patterns After BSD Insertion**

You can optionally generate BSDL and test patterns after BSD synthesis and before compliance checking. This is particularly useful when you have inserted DesignWare components in your boundary-scan design.

The flow described in this section applies to the BSD insertion flow (when using insert dft) but not the verification-only flow.

Figure 5-1 shows the flow for generating BSDL and test patterns after BSD insertion.

Figure 5-1 Generating BSDL and Test Pattern Flow



Example 5-6 illustrates a standard design flow.

#### Example 5-6 Generating BSDL and Test Pattern After BSD Insertion

```
read file -format verilog des.v
current design DESIGN
# Specify top port signals
set_dft_signal -view spec -type tdi -port tdi
set dft signal -view spec -type tdo -port tdo
set_dft_signal -view spec -type tck -port tck
set dft signal -view spec -type tms -port tms
set dft signal -view spec -type trst -port trst -active state 0
# BSD Insertion
insert dft
read pin map pin map.txt
# BSDL generation
write bsdl
create bsd patterns
# STIL pattern generation
write test -format stil -output DESIGN
# Write the gate-level netlist
change names -rules verilog -hierarchy
write -format verilog -hierarchy -output des gate.v
write -format ddc -hierarchy -output des gate.ddc
quit
```

#### **BSDL-Based Test Pattern Generation**

The BSDL-based test pattern generation flow allows you to create boundary-scan design (BSD) test patterns directly from a BSDL file, without having a design in memory. In this flow, you can create BSD patterns in STIL, WGL, and Verilog format.

You can optionally use the read\_file command to read a black-box description of the design netlist (I/O information only) into the tool to provide additional information about the I/Os; this step is optional.

This feature is described in the following subsections:

- BSDL File to Pattern Generation Flow
- Reading the Black-Box Description of the Netlist
- Reading the BSDL File
- Checking for Syntax and Semantic Errors in the BSDL File
- Automatic Test Pattern Generation From the BSDL File

- Limitations
- Example Script for Test Pattern Generation Using a Netlist and BDSL File
- Example Script for Test Pattern Generation From Only a BSDL File
- Limitations
- References

# **BSDL File to Pattern Generation Flow**

Figure 5-2 shows the BSDL file to pattern generation flow.




Figure 5-2 BSDL File to Pattern Generation Flow

# **Reading the Black-Box Description of the Netlist**

The first step in the process of generating patterns from a BSDL file or a netlist is to read in the black-box description of the netlist. Reading the netlist or the black-box description is optional.

- Read in the complete netlist or the black-box netlist that has the I/O description of the design, using the read\_file command. Only the information in the BSDL file is considered in case a netlist is not read.
- Specify the name of the current design using the set current\_design command. This step is optional.

#### Note:

If the netlist is also provided along with the BSDL file, only the linkage ports that appear in the netlist are treated as design ports in the testbench.

## Reading the BSDL File

Read in the BSDL file using the <code>read\_bsdl</code> command. The syntax for the command is as follows:

```
read bsdl bsdl file name [-add linkage as design port true | false]
```

The default for the <code>add\_linkage\_as\_design\_port</code> option is false, which will disregard all the linkage ports during the testbench construction when only the BSDL file is read.

If a netlist is not read in, then the linkage ports can be treated using either of the following two methods:

- If you set the <code>add\_linkage\_as\_design\_port</code> option to true, the linkage ports are listed as design ports in the testbench.
- If you set the add\_linkage\_as\_design\_port option to false, the linkage ports are not listed as design ports in the testbench.

#### Note:

NC ports are treated the same way as linkage ports.

The DFTMAX tool supports the following BSDL instructions in the BSDL file when reading in the file using the read bsdl command:

- EXTEST
- BYPASS
- SAMPLE
- PRELOAD

- CLAMP
- HIGHZ
- IDCODE
- USERCODE
- EXTEST\_PULSE
- EXTEST\_TRAIN
- INTEST
- RUNBIST
- User-defined instructions

The tool supports the following cell types when reading the BSDL file with the <code>read\_bsdl</code> command:

- BC\_0
- BC\_1
- BC 2
- BC 4
- BC\_7
- AC\_1
- AC 2
- AC 7
- AC\_SelX
- AC SelU

# Checking for Syntax and Semantic Errors in the BSDL File

BSDL compilation determines if a BSDL description is syntactically correct and makes numerous checks for semantic violations.

The following syntax checks are performed on a BSDL file that is read in using the read bsdl command:

- · Missing punctuation
- Misspelled keywords

- Missing opcodes
- · Missing IR capture value
- VHDL and Verilog naming conventions

The following semantic error checks are performed on a BSDL file that is read using the read bsdl command:

- · Omission of required instruction codes, for example, SAMPLE
- · Missing register associations
- · Missing boundary-scan register cells
- Unrecognized attributes in the BSDL file that are flagged as warnings
- Unrecognized statements in the BSDL file that are flagged as errors
- Incomplete statements that are flagged as errors
- Missing logical or physical port descriptions
- Missing standard package use or COMPONENT\_CONFORMANCE statements
- Missing TAP description
- Missing instruction register length or capture value
- Missing mandatory instruction definitions in accordance with IEEE Std 1149.1
- Instructions without opcodes or test data registers
- Missing boundary-scan register length
- Unrecognized boundary-scan register cell statements
- Unrecognized port names
- Incorrect control cell numbers

If the tool encounters an error during the syntax or the semantic errors check, it generates an error report and exits.

Some of the reported errors are

- Missing BSDL input file.
   To remedy this error, make sure that the BSDL file is available in the search path and rerun the test.
- Missing I/O netlist.
   To remedy this error, make sure that the netlist with I/O information is available in the search path and rerun the test.

Any existing User Interface Test messages are used as applicable.

#### **Automatic Test Pattern Generation From the BSDL File**

If the syntax and semantic error checks are successful, the BSD patterns are created with the create bsd patterns command.

When the BSD patterns are created, they are written out using the write\_test command. These patterns can be simulated using the VCS simulator. The absence of mismatches implies that the BSDL file parsing mechanism has generated the correct results. The output BSDL file might differ from the input BSDL file in the sequence of BSDL statements. A BSDL file that is written out using the write\_bsdl command is readable using the read\_bsdl command.

#### Note:

When the input and the output BSDL files have the same name, the comments in the input file do not appear in the output file.

The create\_bsd\_patterns and the write\_test commands are used as is. There are no changes to these commands in this flow.

# **Example Script for Test Pattern Generation Using a Netlist and BDSL File**

The following script shows you how to generate test patterns using a netlist and a BSDL file:

```
set search_path [list "." ./lib $search_path]
set synthetic_library [list standard.sldb dw_foundation.sldb]
set target_library [list class.db]
set link_library [concat "*" $target_library $synthetic_library]
read_file -format verilog f_bsd.v
current_design test
link
read_bsdl f_bsd.bsdl
create_bsd_patterns
write_test -format stil -output f_stil
write_test -format verilog -output f_verilog_tb
write_test -format wgl_serial -output f_wgl_serial
```

# **Example Script for Test Pattern Generation From Only a BSDL File**

The following script shows you how to generate test patterns from a BSDL file only:

```
set search_path [list "." ./lib $search_path]
set synthetic_library [list standard.sldb dw_foundation.sldb]
set target library [list class.db]
```

```
set link_library [concat "*" $target_library $synthetic_library]
read_bsdl f_bsd.bsdl
create_bsd_patterns
write_test -format stil -output f_stil
write_test -format verilog -output f_verilog_tb
write_test -format wgl_serial -output f_wgl_serial
```

#### Limitations

- The following boundary-scan register cell types are not supported: BC\_3, BC\_5, BC\_6, BC\_8, BC\_9, BC\_10, AC\_8, AC\_9, and AC\_10.
- Not all constructs of the BSDL syntax are supported. For example, user supplied packages are not supported by the BSDL reader.
- The BC\_1, BC\_2, and BC\_4 boundary-scan register cells support the INTERNAL function.
- The read\_pin\_map command does not override the ordering or pin mapping
  associations contained in the input BSDL file; it is intended for use in the BSD insertion
  flow.
- The check bsd command is not supported.

#### References

- 1149.1-1993 IEEE standard test access port and boundary-scan architecture.
- 1149.1-2001 IEEE standard test access port and boundary-scan architecture.
- 1149.6-2003 IEEE Standard for Boundary-Scan Testing of Advanced Digital Networks.

# Fault Grading BSD Patterns With TetraMAX

You can fault grade the test vectors you wrote out in the DFTMAX tool with the TetraMAX tool to get additional test coverage. To get detailed information on configuring your TetraMAX environment, see the TetraMAX documentation.

# Formatting BSD Test Vectors in WGL\_serial

Format the test vectors in wgl\_serial using the following command:

```
write test -format wql serial -output my pattern filename
```

Then write the design netlist in Verilog using the following command:

```
write -hierarchy -format verilog -output bsd design filename.v
```

#### Effect of the test\_preset\_bidi\_signal on all\_bidirectionals

The setting for the <code>test\_preset\_bidi\_signal</code> affects the timing template of the <code>all\_bidirectionals</code> in the <code>wgl\_serial</code> patterns. When <code>false</code> is specified, any Z event at time zero is changed to an X for <code>all\_bidirectionals</code>. When it is <code>true</code> (the default), the waveform description from the timing definition as specified in the incoming STIL procedure file is not changed. In this case, any waveform event at time zero that specifies an X is changed to a Z for <code>all\_bidirectionals</code>. (Other events remain the same, including any P values.)

The effect of this variable is notable for patterns that change from output to input mode by passing through an X-transition state. This behavior avoids contentions and mismatches. Similarly, patterns that go from input to output mode transition through a Z state to avoid contentions or mismatches.

Therefore, when the variable is true, Z is used in the WFT, as shown in the following:

```
"all_bidirectionals" {T{'Ons'Z;'40ns'T;}}
"all_bidirectionals" {X{'Ons'Z;'40ns'X;}}
"all_bidirectionals" {H{'Ons'Z;'40ns'H;}}
"all_bidirectionals" {L{'Ons'Z;'40ns'L;}}
```

When the variable is false, X is used in the WFT, as shown in the following:

```
"all_bidirectionals" {T{'Ons'X;'40ns'T;}}
"all_bidirectionals" {X{'Ons'X}}
"all_bidirectionals" {H{'Ons'X;'40ns'H;}}
"all_bidirectionals" {L{'Ons'X;'40ns'L;}}
```

# **Using BSD Test Vectors in TetraMAX**

After you write out your formatted vectors, you can fault grade them with the TetraMAX tool.

Invoke the TetraMAX tool, specifying the architecture of your platform in the path for the TetraMAX executable file.

```
% $SYNOPSYS TMAX/arch/syn/bin/tmax &
```

In the TetraMAX environment, you read in libraries and the design netlist, and then compile using the following commands:

```
set_messages -log ./f_tmax.log -r
read_netlist ./lib_sim/vlib/*.v
read_netlist ./netlist/f_bsd.v
run build model demo
```

Next, run design rule checking (DRC), set the pattern's source, and simulate, using the following commands:

```
add_clocks 0 TCK
add_pi_constraints 1 TRST
run_drc
set patterns -external ./pat/f wgl tb.wgl
```

Finally, add all the faults and run fault simulation by using the following commands:

```
add_faults -all
run_fault_sim -seq
report_summaries
```

#### **Using Scan-Through TAP Vectors in TetraMAX**

For scan-through TAP designs, all capture procedures should use TCK and all registers need to be initialized to 0. Use set\_drc -clock TAP\_TCK -init 0, as shown in the following script example:

```
read_netlist ./tmax_lib/class.v
read_netlist ./gates/top_design_bsd.v
run_build_model TOP
add_clocks 0 TAP_TCK
set_drc -clock TAP_TCK -init 0
run_drc top_design_bsd_stt.spf
add_faults -all
run_atpg_-auto
```

# Simulating BSD Patterns With VCS

After creating boundary-scan patterns, you can use the tool to generate a Verilog testbench to simulate them.

You can create a Verilog testbench file in one of two ways:

Using the verilog test format:

```
dc shell> write test -format verilog -output my testbench
```

This testbench format contains comments that are useful for debugging.

Using the stil test format:

```
dc shell> write test -format stil -output patterns
```

Then, run the stillverilog command at the system shell prompt to create a Verilog testbench:

```
% stil2verilog patterns.stil my_testbench
```

This testbench format allows you to simulate the exact patterns used on the tester. For more information, see "Using MAX Testbench" in TetraMAX Help.

For VCS simulation of this Verilog testbench, you read and compile the design netlist, testbench, and Verilog simulation libraries. To run an interactive simulation, use the following command:

If the simulation library is in the same directory where the design and testbench are located, this command is correct. Otherwise, use the -y or -y command argument if the simulation library is located in another directory appropriately. For details, see the *VCS User Guide*.

The following techniques ensure the best and consistent results:

- 1. Delete compiled directories from previous simulations (that is, csrc and \*.daidir).
- 2. Simulate and debug the chain test pattern as early as possible. This is a very important first step in making sure the rest of the BSD patterns work correctly.
  - If you separate patterns, be sure to include reset sequences to initialize the TAP controller.
- 3. Minimize the use of VCS switches. Avoid using any VCS optimization switches such as +rad+, +acc+, +2state, or +vcsd, because the accuracy of results can vary with netlist revisions (incremental netlist updates).
- 4. If simulating with VCS 6.0, use the undocumented +nogateperf option to prevent global optimization on clock signals.

#### Note:

The switch option +gateperf is on by default. This is an optimization switch for better runtime performance with gate-level netlists. It is the default because it improves simulation time by 7x. Always turn this switch off using +nogateperf.

5. Check with the ASIC vendor documentation and library provider for special requirements on when not to use back-annotated timing in a zero delay, unit delay, or functional delay simulation.

6. When not using both asynchronous TRST or power-up reset, add the following initial block to the Verilog testbench. Without asynchronous TRST and power-up reset, the TAP FSM does not initialize and simulation fails. Adding the initial block prevents simulation failure.

initial begin force TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[15] .Q = 1'b0; force TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[14] .Q = 1'b0; force TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[13] .Q = 1'b0; force TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[12] .Q = 1'b0; force TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[11] .Q = 1'b0; force TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[10] .Q = 1'b0; force TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[9] .Q = 1'b0; force TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[8] .Q = 1'b0; force TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[7] .Q = 1'b0; force TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[6] .Q = 1'b0; force TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[5] .Q = 1'b0; force TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[4] .Q = 1'b0; force TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[3] .Q = 1'b0; force TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[2] .Q = 1'b0; force TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[1] .Q = 1'b0; force TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_req[0] .Q = 1'b1; force TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[15] .QN = 1'b1; force TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[14] .QN = 1'b1; force TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[13] .QN = 1'b1; force TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[12] .QN = 1'b1; force TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[11] .QN = 1'b1; force TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[10] .QN = 1'b1; force TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[9] .QN = 1'b1; force TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[8] .QN = 1'b1; force TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[7] .QN = 1'b1; force TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[6] .QN = 1'b1; force TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[5] .QN = 1'b1; force TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[4] .QN = 1'b1; force TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[3] .QN = 1'b1; force TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[2] .QN = 1'b1; force TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[1] .QN = 1'b1; force TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[0] .QN = 1'b0; #290 release TOP inst.TOP DW tap inst.\U1/current\_state\_reg[15] .Q ; release TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[14] .Q ; release TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[13] .Q ; release TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[12] .Q ; release TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[11] .Q ; release TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[10] .Q ; release TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[9] .Q ; release TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[8] .Q ; release TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[7] .Q ;

release TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[6] .Q ;
release TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[5] .Q ;
release TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[4] .Q ;
release TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[3] .Q ;
release TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[2] .Q ;
release TOP\_inst.TOP\_DW\_tap\_inst.\U1/current\_state\_reg[1] .Q ;

end

```
release TOP_inst.TOP_DW_tap_inst.\U1/current_state_reg[0] .Q ;
release TOP_inst.TOP_DW_tap_inst.\U1/current_state_reg[15] .QN ;
release TOP_inst.TOP_DW_tap_inst.\U1/current_state_reg[14] .QN ;
release TOP_inst.TOP_DW_tap_inst.\U1/current_state_reg[13] .QN ;
release TOP_inst.TOP_DW_tap_inst.\U1/current_state_reg[12] .QN ;
release TOP_inst.TOP_DW_tap_inst.\U1/current_state_reg[11] .QN ;
release TOP_inst.TOP_DW_tap_inst.\U1/current_state_reg[10] .QN ;
release TOP_inst.TOP_DW_tap_inst.\U1/current_state_reg[9] .QN ;
release TOP_inst.TOP_DW_tap_inst.\U1/current_state_reg[8] .QN ;
release TOP_inst.TOP_DW_tap_inst.\U1/current_state_reg[7] .QN ;
release TOP_inst.TOP_DW_tap_inst.\U1/current_state_reg[6] .QN ;
release TOP_inst.TOP_DW_tap_inst.\U1/current_state_reg[5] .QN ;
release TOP_inst.TOP_DW_tap_inst.\U1/current_state_reg[4] .QN ;
release TOP_inst.TOP_DW_tap_inst.\U1/current_state_reg[3]
release TOP_inst.TOP_DW_tap_inst.\U1/current_state_reg[2] .QN ;
release TOP_inst.TOP_DW_tap_inst.\U1/current_state_reg[1] .QN ;
release TOP_inst.TOP_DW_tap_inst.\U1/current_state_reg[0] .QN ;
```

If simulation yields a mismatch, consider the following tips to determine the possible cause:

- Test vectors from the tool should be simulated with zero delay. When using the VCS simulator to simulate BSD generated vectors, use the +delay\_mode\_zero option during compile time. Also, use this option when simulating vectors generated with BSD-inserted gate level netlist and gate delays.
- Simulation models should match the functionality of the synthesis library models in the
   .lib files. Differences in these two libraries can result in a simulation mismatch. Determine
   which simulation cell causes the simulation mismatch and verify that the basic
   functionality of this cell is the same in both libraries.
- Verify that the correct I/O pad constraints are applied to enable or disable pad pull-ups and pad pull-downs, or to the MUX selected signals in the pad cell.
- Changes made to the netlist as postprocessing can affect the simulation results if BSD patterns are not regenerated.
- Check the correct environment setting for your Verilog simulator; the root path might be specified incorrectly.
- If your design was inserted with the DFTMAX tool, make sure all the pad issues were resolved during preview\_dft and check\_bsd before writing the patterns for simulation.

When using VCS simulation to debug simulation mismatches, the first step is to set up a good configuration file for the simulator to display the instruction bus so that you know what instruction is active, and the TAP FSM bus, so that you know what TAP state you are in when debugging the boundary-scan logic. Then you can display ports failing the simulation and can trace back to pad cell signals to see where you are losing your simulated patterns.



# Custom Boundary-Scan Design

This appendix describes ways you can customize your boundary-scan specifications. For example, you can customize parameters for TAP signals, boundary-scan cell types, test data registers, and instructions.

This appendix includes the following sections:

- Defining Custom Boundary-Scan Components
- · Customizing the Boundary-Scan Register
- Ordering the Boundary-Scan Register With the set\_scan\_path Command

# **Defining Custom Boundary-Scan Components**

You can use any design as a custom BSR cell or TAP controller. There are no requirements on the state of the design; it can be gate-level, RTL, mixed, or black box (empty cell). After you characterize the design component to define its interface with the rest of the boundary-scan logic, you can insert the component into the boundary-scan design.

No verification is performed on the design at this stage to determine if it functions properly as a BSR cell or TAP controller. The only check performed on the design is in the compliance checking phase after the boundary-scan design is completed and mapped.

You can use the <code>define\_dft\_design</code> command and the <code>set\_boundary\_cell</code> command to define custom boundary-scan cells.

## **Using Custom BSR Cells**

You might want to use your own boundary-scan register cells in place of the DesignWare foundation library cells that are provided by default during boundary-scan insertion. You do this by specifying a design to be used, identifying the type of boundary-scan register cells it replaces, and then associating BSR signals with design pins. The custom cell must be loaded in the Design Compiler database, and the access interface must match that of the DesignWare foundation components.

Use the <code>define\_dft\_design</code> command as follows to customize your boundary-scan register configuration.

```
define_dft_design -design_name design_name
  [-type AC_1|AC_2|AC_7|AC_SELU|AC_SELX|BC_1|BC_2|BC_4|BC_7]
  [-interface access list]
```

If a default BSR cell was not defined implicitly or explicitly, the tool uses the equivalent DesignWare cell of that type as the default cell.

For example, you might want to use your own custom design to replace the DesignWare foundation library element BC\_1 that is normally inserted into the boundary-scan design. You would do this with a command similar to that shown in Example A-1.

#### Example A-1 define\_dft\_design Example

See the DesignWare documentation for additional information on the BSR.

The DFTMAX tool supports multiple implementations of the default DesignWare BSR cells of the same type for boundary-scan synthesis. You can use DesignWare cells at multiple ports or a mix of DesignWare and custom BSR cells.

For example, you might want to use the DesignWare foundation element BC\_1 along with the element BC\_2. You would do this with commands similar to those shown in Example A-2. A flow using custom BSR cells is show in Example A-3.

#### Example A-2 define dft design Example

#### Example A-3 Custom BSR Flow With define\_dft\_design and set\_boundary\_cell

```
#specify the custom BSR that was read in the script.
define dft design -type BC 4 \
     -interface [list si TDI h data in DI h shift dr SHIFTDR h \
          capture clk CLOCKDR h so TDO h] \
     -design name my bsr bc4
define dft design -type BC 1 \
     -interface [list si TDI h data in DI h shift dr SHIFTDR h \
          capture clk CLOCKDR h update clk UPDATEDR h \
          mode MODE 11 h data out DO h so TDO h] \
     -design name my bsr bc1
#specify where you want to place the custom BSR
set boundary cell -class bsd -design my bsr bc4 -function input \
     -ports {list input port name}
set_boundary_cell -class bsd -design my bsr bc1 -function output \
     -ports {list output port name}
set boundary cell -class bsd -design my bsr bc2 -name MY BC 2 \
     -function control -ports [get ports sdo0]
```

The ports not on the list use the BSRs from the DesignWare foundation.

# **Using a Custom TAP Controller**

You can use your own TAP controller in place of the DesignWare Foundation library TAP controller that is provided by default for boundary-scan insertion. You do this by specifying a design to be used, then associating TAP controller interface signals with design pins. The design must be loaded in the Design Compiler database in memory.

Use the define dft design command to customize your TAP controller configuration:

where <code>design\_name</code> is the name of the custom TAP controller design that replaces the <code>DesignWare Foundation library TAP controller</code>.

The pin interface of the custom TAP controller design, defined with the <code>-interface</code> option, must match that of the DesignWare Foundation TAP controller. Depending on your pin interface, you might need to set the <code>bsd use old tap</code> variable as follows:

- When using a custom TAP equivalent to a DW\_tap\_uc access interface, leave the bsd\_use\_old\_tap variable at its default of false and use -type TAP\_UC option.
- When using a custom TAP equivalent to a DW\_tap access interface, set the bsd\_use\_old\_tap variable to true and use the -type TAP option.

Example A-4 shows the definition of a custom TAP controller design that has an interface matching the DW\_tap\_uc component.

Example A-4 define\_dft\_design Command Example for Synchronous Custom TAP Controller

The tool uses the instruction bus output from the custom TAP design for all instruction decode logic created by boundary-scan insertion. No existing instruction decode logic is reused.

See the *DFTMAX Boundary Scan Reference Manual* for additional information on the TAP access pin semantics.

# **Customizing the Boundary-Scan Register**

You can customize the boundary-scan register before you perform boundary-scan insertion on your design. This customization allows you to change the default boundary-scan register configuration to suit your design requirements.

# **Specifying Control Cells**

You can use the set\_boundary\_cell command to declare a control cell name and assign to it a specific control cell type to enable the specified tristate ports and bidirectional ports.

This command allows you to specify the control cells to be shared between specific tristate output ports. Use the <code>set\_scan\_path</code> command to share a control cell with other ports. For more information, see "Ordering the Boundary-Scan Register With the set\_scan\_path Command" on page A-9.

To specify control cells, use the set boundary cell command as follows:

```
set_boundary_cell
  -class bsd
[-design design_name]
[-function input|output|control|bidir|observe|input_inverted|
        output_inverted|bidir_inverted|receiver_p|receiver_n|ac_select]
[-ports port_list]
[-type BC_1|BC_2|BC_4|BC_7|BC_8|BC_9|
        AC_1|AC_2|AC_7|AC_SELU|AC_SELX|none]
[-share true | false]
[-name bcell name]
```

The command has the options shown in Table A-1.

Table A-1 set\_boundary\_cell Command Options

Option	Description	Choices
-class	Specifies the name of the class for which the configuration is applicable.	Valid values are core_wrapper, shadow_wrapper, and bsd.
-function	Specifies the function of the specified ports to which the local configuration applies.	<pre>input   output   control   bidir   observe   input_inverted   output_inverted   bidir_inverted   receiver_p   receiver_n   ac_select</pre>
-ports port_list	Specifies the list of ports for which the configuration applies.	There is no default for this option. Either the -ports option or the -core option is required.
-type cell_type	Specifies the cell type to be used for the boundary cell in DFT insertion.	BC_1   BC_2   BC_4   BC_7   AC_1   AC_2   AC_7   AC_SELU   AC_SELX There is no default for this option. If no option is not specified, the tool uses the set_wrapper_configuration command to get the type of DFT design to use for the specified ports.
-design design_name	Specifies the name of the design to be used for boundary cell in DFT insertion.	

Table A-1 set\_boundary\_cell Command Options (Continued)

Option	Description	Choices
-share	Specifies whether the boundary cells should be shared. Sharing boundary cells is allowed only for control boundary cells. If the value of the option is set to true, the boundary cells for the specified ports are shared. If the value of the option is set to false, the boundary cells for the specified ports are not shared.	The default of this option is true for function value control and false for all other types of boundary cells.
-name bcell_name	Specifies the name of the boundary cell.	There is no default for this option. The name of the boundary cell is mandatory if the -share option is set to true.

Example A-5 shows a boundary-scan control register, control, of type BC\_1, controlling the tristate output ports out0, out1, and out2.

#### Example A-5 Using the set\_boundary\_cell Command

# **Specifying Data Cells**

You can use the set\_boundary\_cell command to assign a specific data cell type to enable specified data ports.

To specify data cells, use the set boundary cell command as follows:

```
set_boundary_cell
  -class bsd
[-type AC_1|AC_2|AC_7|BC_1|BC_2|BC_4|BC_7|none]
[-design design_name]
[-function input|output|bidir|observe|input inverted|
```

```
output_inverted|bidir_inverted|receiver_p|
    receiver_n|ac_select]
[-ports port name]
```

The command has the options shown in Table A-2.

Table A-2 set\_boundary\_cell Command Options

Option	Description	Choices
-class	Specifies the name of the class for which the configuration is applicable.	
-type cell_type	Specifies the type of boundary-scan cell to be used for the declared control cell. This is an optional switch.	AC_1, AC_2, AC_7 BC_1, BC_2, BC_4, BC_7
-design design_name	Specifies the name of the design to be used for boundary cell in DFT insertion.	
-function function_type	Specifies the function of the specified ports to which the local configuration is applicable.	
-port_list port_list	Identifies design tristate ports that are to be enabled by the declared control cell.	port_list is checked so that it contains only tristate output ports.

#### Note:

The recommended way to avoid inserting a BSR cell on the port is to use the set\_bsd\_linkage\_port command instead of the set\_boundary\_cell -type none command. See "Inserting Boundary-Scan Components" in Chapter 2".

The following example uses the <code>set\_boundary\_cell</code> command to assign the BC1 boundary-scan cell to input and output ports.

# Ordering the Boundary-Scan Register With the set\_scan\_path Command

By default, the tool orders the BSR cells in alphabetical order according to their port declarations in the design.

The <code>set\_scan\_path</code> command specifies the order of the control and data cells in the boundary-scan register. The order you specify indicates the sequence in which cells are chained from the TDI port to the TDO port. Choose names for the cells that relate to the ports or to the identifiers you use to characterize a control boundary-scan register cell with the <code>set\_boundary\_cell\_command</code>.

If you specify only a partial list of the cells with the <code>set\_scan\_path</code> command, the last cell in the list is positioned just before TDO. The cells not specified by <code>set\_scan\_path</code> are ordered alphabetically, and they precede the first cell listed with the <code>set\_scan\_path</code> command. The order specified by <code>set\_scan\_path</code> overrides the order inferred from the port-to-pin mapping file.

Use the command as follows to order BSR cells:

If you do not specify your control cells with the <code>set\_boundary\_cell</code> command, they are placed, by default, next to data cells. The following example orders the cells with the scan chain named "boundary."

#### Example A-6

```
set_scan_path -class bsd boundary \
    -ordered_elements {list en clk in2 in1 CTRL1 out0 out1 out2}
```

If you want to specify the position of your boundary-scan register control cells, first define the control cells by using the <code>set\_boundary\_cell</code> command. The identifier you assign to the cells with this command allows you to use the <code>set\_scan\_path</code> command to specify the sequence. For more information on ordering with <code>set\_scan\_path</code>, see the <code>DFTMAX</code> Boundary Scan Reference Manual.

# В

# **Setting Timing Attributes**

This appendix provides information about setting DFT and boundary-scan timing attributes.

This appendix includes the following sections:

- Global Timing Attributes
- Setting Global Timing Attributes
- Inferring Timing Attributes
- Default Test Timing Information
- set\_dft\_signal Default Clock Timing

# **Global Timing Attributes**

When you choose not to use the default timing settings, you must set the timing using the variables shown in Example B-1. You need to use a strobe-after-clock-edge for TDO compliance with IEEE Std 1149.1. If your design's timing attributes are the same as the variables' defaults, you do not need to make any changes.

Test timing attributes are associated with particular variables. The associations are shown in Table B-1.

Table B-1 Test Timing Attributes and Associated Variables

Attribute	Variable	Default
default_period	test_default_period	100
bsd_default_delay	test_bsd_default_delay	0
bsd_default_bidir_delay	test_bsd_default_bidir_delay	0
bsd_default_strobe	test_bsd_default_strobe	95
bsd_default_strobe_width	test_bsd_default_strobe_width	0

For boundary-scan designs, use a strobe-after-clock-edge, and set the timing values described in Example B-1.

If you intend to use a strobe-after-clock protocol, the timing attributes shown in Example B-1 appear in the inferred test protocol for the multiplexed flip-flop design example:

#### Example B-1 Timing Attributes for a Strobe-After-Clock Design

```
set_app_var test_default_period 100
set_app_var test_bsd_default_strobe 95
set_app_var test_bsd_default_strobe_width 0
set_app_var test_bsd_default_delay 0
set_app_var test_bsd_default_bidir_delay 0
```

Table B-2 lists the test timing attributes along with the keyword used and the definition of the attribute. The value of these attributes must be a positive real number. The time unit is nanoseconds (ns).

Table B-2 Test Timing Attributes

Attribute	Keyword	Definition
default_period	period	Duration of a tester cycle.
bsd_default_delay	delay	The time, relative to the start of the tester cycle, at which data is applied to all nonclock inputs.
<pre>bsd_default_bidir_delay</pre>	bidir_delay	The time, relative to the start of the tester cycle, at which data is applied to all bidirectional ports in input mode and is released from all bidirectional ports changing from input mode to output mode.
bsd_default_strobe	strobe	The time, relative to the start of the tester cycle, at which the output strobe occurs.
bsd_default_strobe_width	strobe_width	The width of the strobe pulse (a width of 0 indicates instantaneous strobe).

# **Setting Global Timing Attributes**

When you know you are not using the default timing, you must set the following variables before you run the <code>insert\_dft</code> command.

```
test_default_period
test_bsd_default_delay
test_bsd_default_bidir_delay
test_bsd_default_strobe
test_bsd_default_strobe width
```

The setting of test timing variables is discussed in subsequent sections.

You can define these variables every time you create a new design or you can add these variable values to your local .synopsys\_dc.setup file or in your script.

# test\_default\_period

The test\_default\_period variable defines the default (in ns) for the period for compliance checking. The period value must be a positive real number.

#### The syntax for setting the variable is

```
set app var test default period period
```

#### For example,

```
dc shell> set app var test default period 100.0
```

For boundary-scan designs, the test default period default is 100.0.

### test\_bsd\_default\_delay

The test\_bsd\_default\_delay variable defines the default (in ns) for the input delay for compliance checking. The delay value must be a nonnegative real number less than the strobe value (see the default timing in Figure B-1 on page B-6).

The syntax for setting the variable is

```
set app var test bsd default delay delay
```

#### For example,

```
dc shell> set app var test bsd default delay 0.0
```

For boundary-scan designs, the test bsd default delay default is 0.0.

# test\_bsd\_default\_bidir\_delay

The test\_default\_bidir\_delay variable defines the default (in ns) for the bidirectional delay for compliance checking. The bidir\_delay must be a positive real number less than the strobe value and can be less than, greater than, or equal to the delay value (see the default timing in Figure B-1 on page B-6).

The syntax for setting the variable is

```
set app var test bsd default bidir delay bidir delay
```

#### For example,

```
dc shell> set app var test bsd default bidir delay 0.0
```

For boundary-scan designs, the test bsd default bidir delay default is 0.0.

# test\_bsd\_default\_strobe

The test\_bsd\_default\_strobe variable defines the default (in ns) for the strobe for compliance checking. The strobe value must be a positive real number less than the period value and greater than the test\_default\_delay value (see the default timing in Figure B-1 on page B-6).

The syntax for setting the variable is

```
set app var test bsd default strobe strobe
```

For example,

```
dc shell> set_app_var test_bsd_default_strobe 95.0
```

For boundary-scan designs, the test bsd default strobe default is 95.0.

## test\_bsd\_default\_strobe\_width

The test\_bsd\_default\_strobe\_width variable defines the default (in ns) for the strobe width for compliance checking. The strobe width value must be a positive real number. The strobe value plus the strobe width value must be less than or equal to the period value (see the default timing in Figure B-1 on page B-6).

The syntax for setting the variable is

```
set app var test bsd default strobe width strobe width
```

For example,

```
dc shell> set app var test bsd default strobe width 5.0
```

For boundary-scan designs, the test bsd default strobe width default is 0.0.

#### Note:

When test\_bsd\_default\_strobe\_width is 0.0 ns, the strobe width is equal to one of two values: the difference between the strobe time and the end of the period, or the difference between the strobe time and the first input event after the strobe occurs, whichever occurs first.


# **Inferring Timing Attributes**

The timing attributes for scan testing of the design are inferred during test design rule checking and defined in the test protocol group. These timing attributes influence test design rule checking and determine the timing in the test vector files produced by the write test

command. Timing attribute values ensure the accuracy of the rule checking process. They also provide important information that makes the test protocol file a complete test program template.

The timing diagram in Figure B-1 shows the effect of these timing attributes on vector formatting.

Figure B-1 Effect of Timing Attributes on Vector Formatting



# **Default Test Timing Information**

Your semiconductor vendor's requirements, together with the basic scan test requirements, drive the specification of test timing parameters.

Default timing parameter values include

Test period

By default, the tool uses a 100-ns test period. If your semiconductor vendor uses a different test period, specify the required test period using the test\_default\_period variable.

Input timing

By default, the tool applies data to all nonclock input ports 5 ns after the start of the cycle. If your semiconductor vendor requires different input timing, specify the required input delay using the test bsd default delay variable.

#### Bidirectional timing

By default, the tool applies data to all bidirectional ports in input mode 0 ns after the start of the parallel measure cycle. In any cycle where a bidirectional port changes from input mode to output mode, the tool releases data from the bidirectional port 0 ns after the start of the cycle. If your semiconductor vendor requires different bidirectional timing, specify the required bidirectional delay using the test bsd default bidir delay variable.

The risks associated with incorrect specification of the bidirectional delay time include:

- Test design rule violations
- Bus contention
- Simulation mismatches

Minimize these risks by carefully specifying the bidirectional delay time.

The tool uses the bidirectional delay time as

- The data application time for bidirectional ports in input mode during the parallel measure cycle (and during scan in for bidirectional ports used as scan input or scan-enable signal)
- The data release time for bidirectional ports in input mode during cycles in which the bidirectional port changes from input mode to output mode

The tool performs relative timing checks during test design rule checking. The following requirements must be met:

- The bidirectional delay time must be less than the strobe time.
   If you change the strobe time from the default, confirm that the bidirectional delay value meets this requirement.
- o If the bidirectional port drives sequential logic, the bidirectional delay time must be equal to or greater than the active edge of the clock.
- · Output strobe timing

By default, the tool compares data at all output ports 95 ns after the start of the cycle. If your semiconductor vendor requires different strobe timing, specify the strobe time using the test bsd default strobe variable.

Clock waveform requirements

Clocking requirements specified by semiconductor vendors include

- Clock waveform timing
- Maximum number of unique clock waveforms
- Minimum delay between different clock waveforms (to allow for clock skew on the tester)

The tool provides the capability to specify clock waveform timing but does not place any restrictions on the number of unique waveforms that can be defined or the minimum time between clock waveforms. Determine what restrictions the semiconductor vendor places on these timing parameters, and define clock waveforms that meet the restrictions.

When the tool infers clock ports during  $dft_drc$ , the clock type determines the default timing for each clock edge. Table B-3 provides the default clock timing for each clock type.

Table B-3 Default Clock Timing for Each Clock Type

Clock type	First edge	Second edge
Edge-triggered or D-latch enable	45.0	55.0
Master clock	30.0	40.0
Slave clock	60.0	70.0
Edge-triggered	45.0	60.0
Master clock1	50.0	60.0
Slave clock <sup>1</sup>	40.0	70.0

<sup>1.</sup> Default timing for auxiliary-clock LSSD test clocks only.

The tool determines the polarity of the first edge (rise or fall) so the first clock edge triggers a majority of cells on a clock. The timing arcs in the logic library specify each cell's trigger polarity. The polarity of the second edge is the opposite of the polarity of the first edge (if the first edge is rising, the second edge is falling; if the first edge is falling, the second edge is rising).

Use the following command to specify clock waveforms if your semiconductor vendor's requirements differ from the default timing:

set\_dft\_signal -view view\_type -type TCK -port TCK -timing edge\_list

The <code>-timing</code> option specifies the pair of leading and trailing edge times within the TCK clock period. The TCK clock period is defined by the <code>test\_default\_period</code> variable.

#### For example,

```
set_dft_signal -view existing_dft -type TCK -port pad_tck \
  -timing { 45 55 }
```

# set\_dft\_signal Default Clock Timing

When inferring a test protocol, the <code>dft\_drc</code> command uses defaults for the clock timing based on the clock type (see Table B-4) unless you explicitly specify clock timing with the <code>-timing</code> option to the <code>set dft signal</code> command.

Table B-4 Default Clock Timing

Clock type	First edge (ns)	Second edge (ns)
Edge-triggered	45.0	55.0
Master clock	30.0	40.0
Slave clock	60.0	70.0
Edge-triggered <sup>1</sup>	45.0	60.0
Master clock <sup>1</sup>	50.0	60.0
Slave clock <sup>1</sup>	40.0	70.0

<sup>1.</sup> Auxiliary-clock LSSD scan style only. In this scan style, the system clock is not used, the edge-triggered test clock (IH) is used for capture, and the scan-A master clock and scan-B slave clock are used for scan shift.

#### Note:

The polarity (rise or fall) of the first edge is determined from the logic library timing description for the sequential cells. The dft\_drc command selects the polarity of the first edge so that the majority of the cells are triggered off the first edge. The polarity of the second edge is determined by the polarity of the first edge. For example, if the first edge is rising, the second edge is falling.

# **Specifying Clock Timing Attributes**

If the default clock timing inferred by the <code>dft\_drc</code> command does not meet your requirements, you can explicitly specify the clock timing using the <code>set\_dft\_signal</code> command. This command sets the following timing attributes on the clock ports you specify:

- test clock rise time
- test clock fall time

To verify the values of these timing attributes for all clock ports, use the report\_attribute -port command.

Use the set dft signal command as follows

#### Note:

The <code>set\_dft\_signal</code> command has a period associated with it. That period has to be identical to the <code>test\_default\_period</code> value. If you change the value of one, you must be sure to check the value of the other.

## The Test Protocol Clock Group

The arguments to <code>set\_dft\_signal</code> are the same as the values specified in the statements that make up the test protocol clock group. The <code>clock\_port\_list</code> argument becomes the value of the sources statement in the test protocol clock group. The rise argument becomes the value of the rise argument in the waveform statement in the test protocol clock group. The fall argument becomes the value of the fall argument in the waveform statement in the test protocol clock group. The <code>period\_value</code> argument becomes the value of the period statement in the test protocol clock group.


# **Specifying the Clock Period**

If you do not specify the timing with the  $set\_dft\_signal$  command, the default is the period value in the test protocol. If you specify the timing, it must be the same as the period value in the test protocol. If the timing specified in the  $set\_dft\_signal$  command differs from the period value in the test protocol, the dft drc command displays an error message.

# **Multiplexed Flip-Flop Design Example**

The clock timing for the multiplexed flip-flop design example shown in Figure B-2 is a positive pulse clock with a period of 100.0 ns. The rising edge occurs at 45.0 ns and the falling edge occurs at 55.0 ns. This clock waveform is shown in Figure B-2.

Figure B-2 Default Clock Timing for Multiplexed Flip-Flop Example



The  $dft_drc$  command automatically infers this clock timing, because the design contains an edge-triggered, active rising clock (see Table B-4 on page B-9). You can explicitly specify this clock waveform using the following  $set_dft_signal$  command:

If a return-to-one clock is required instead of the default clock, you can use the following set dft signal command:

Figure B-3 shows the waveform diagram.

Figure B-3 Return-to-One Waveform Diagram

