

# **IC Compiler™ II**

## **Functional Safety Manual**

---

March 2018, Revision 1.3

**SYNOPSYS®**



## Copyright and Proprietary Information Notice

© 2018 Synopsys, Inc. All rights reserved. This software and documentation contain confidential and proprietary information that is the property of Synopsys, Inc. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Synopsys, Inc., or as expressly provided by the license agreement.

### Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

### Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

### Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at <https://www.synopsys.com/company/legal/trademarks-brands.html>.

All other product or company names may be trademarks of their respective owners.

### Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc.  
690 E. Middlefield Road  
Mountain View, CA, 94043  
[www.synopsys.com](http://www.synopsys.com)

## Document Control

### Revision history

| Version | Description   | Date        |
|---------|---|-------------|
| 1.0     | First release of the document submitted for review. | 22-Jan-2018 |
| 1.1     | Added revision history, fixed template issues.      | 01-Feb-2018 |
| 1.2     | Fixed boilerplate changes from general feedback.    | 01-Mar-2018 |
| 1.3     | Content updated based on certification review       | 09-Mar-2018 |
|         |   |             |
|         |   |             |

# Contents

|   |    |
|---|----|
| 1 Customer Support .....  | 5  |
| Accessing SolvNet .....   | 5  |
| Contacting Synopsys Support .....   | 5  |
| 2 Scope of This Document .....  | 6  |
| Using This Document .....   | 6  |
| Terms and Definitions .....   | 6  |
| 3 Confidence in the Use of Software Tools According to ISO 26262-8, Clause 11 ..... | 10 |
| Overview of ISO 26262-8, Clause 11 .....  | 10 |
| Work Split between Synopsys and Tool Users .....                                    | 11 |
| 4 IC Compiler II Description .....  | 16 |
| Coverage .....  | 16 |
| Compliance with ISO 26262 .....   | 16 |
| Product Documentation and Support .....   | 16 |
| Installation and Supported Platforms .....  | 17 |
| User Competence .....   | 17 |
| Managing Known Safety-Related Defects .....   | 18 |
| Managing New Releases .....   | 18 |
| 5 Synopsys Digital Tool Chain .....   | 19 |
| 6 Use Cases .....   | 20 |
| Use Case 1: Design Initialization .....   | 21 |
| Use Case 2: Placement and Optimization .....  | 24 |
| Use Case 3: Clock Tree Synthesis and Optimization .....                             | 26 |
| Use Case 4: Routing .....   | 29 |
| Use Case 5: Post-route Optimization .....   | 31 |
| Use Case 6: Chip Finishing .....  | 33 |
| Use Case 7: Write Data .....  | 36 |
| 7 Limitations of Use Cases .....  | 39 |
| Appendix A    Software Tool Information .....                                       | 40 |
| Appendix B    Complete List of CoU and AoU IDs .....                                | 42 |

*This section describes the customer support that is available through the Synopsys SolvNet® customer support website or by contacting the Synopsys support center.*

---

## Accessing SolvNet

The SolvNet support site includes an electronic knowledge base of technical articles and answers to frequently asked questions about Synopsys tools. The site also gives you access to a wide range of Synopsys online services, which include downloading software, viewing documentation, and entering a call to the Support Center.

To access the SolvNet site:

1. Go to the web page at <https://solvnet.synopsys.com>.
2. If prompted, enter your user name and password. (If you do not have a Synopsys user name and password, follow the instructions to register.)

If you need help using the site, click **Help** on the menu bar.

---

## Contacting Synopsys Support

If you have problems, questions, or suggestions, you can contact the Synopsys support center in the following ways:

- Go to the Synopsys [Global Support Centers](#) site on [synopsys.com](https://synopsys.com). There you can find e-mail addresses and telephone numbers for Synopsys support centers throughout the world.
- Go to either the Synopsys SolvNet site or the Synopsys Global Support Centers site and [open a case online](#) (Synopsys user name and password required).

## Scope of This Document

---

*This section describes the scope of this document and defines terms used in this document.*

---

## Using This Document

The *IC Compiler II Functional Safety Manual* describes the proper use of the IC Compiler II tool in safety-related applications according to the ISO 26262 standard, and is intended to confirm the compliance of the IC Compiler II tool to the standard when used in the context of a tool chain.

The IC Compiler II tool enables the user to perform physical implementation of very deep submicron designs. It provides the following functionality: design planning, extraction and timing analysis, placement, optimization, clock tree synthesis, routing, design-for-manufacturing, and engineering change orders.

[Section 3](#) describes an overview of the ISO 26262-8, clause 11 and the approach adopted by Synopsys to comply with the requirements of the standard. [Section 4](#) defines the general information such as where to find the latest documentation and installation requirements regarding the use of the IC Compiler II tool as a software tool in the development of safety-related applications. [Section 5](#) shows the high-level overview of the tool chain that this product belongs to. [Section 6](#) details the safety-related requirements for safety-qualified use cases of the IC Compiler II tool. [Section 7](#) lists the known limitations of the use cases.

Specific documentation for performing design and analysis as part of an ISO 26262 compliant flow is provided in [Section 3](#), [Section 5](#), [Section 6](#), [Appendix A](#), and [Appendix B](#) of this document, the *IC Compiler II Functional Safety Manual*.

---

## Terms and Definitions

| Term | Definition   |
|------|--|
| AoU  | Assumption of Use.<br><br>An action that is assumed and required to be taken by the user of a software tool. |

| Term           | Definition   |
|----------------|--|
| ASIL           | Automotive Safety Integrity Level.<br><br>This is a risk classification scheme defined by the standard ISO 26262. The standard identifies four levels: ASIL A, ASIL B, ASIL C, and ASIL D. ASIL D dictates the highest integrity requirements on a product and ASIL A dictates the lowest.   |
| Component      | A part of an electronic system that implements a function in a vehicle. See also Part 1 of the standard ISO 26262 for the definition. The standard also refers to elements and items, but for the <i>IC Compiler II Functional Safety Manual</i> , there is no difference.   |
| CoU            | Condition of Use.<br><br>A condition of the design, software tool, design environment, or situation that is assumed and required to be fulfilled by the user.  |
| CRM            | Customer Relationship Management.<br><br>Internal Synopsys database that manages customer STARs.   |
| DEF            | Design Exchange Format.<br><br>Standard file format for floorplanning data.  |
| Defect         | Product nonconformance.  |
| Error          | An error is a discrepancy between the actual and the specified or theoretically correct operation of an element.<br><br>The root causes of an error can be manifold. In this document, the focus is on errors that are introduced or left undetected in a design, due to the malfunction in a software tool (e.g. generation of bad logic by a logic synthesis tool, failure of a static timing analysis tool to detect a timing violation). |
| Fault          | An abnormal condition that can cause an element or item to fail.   |
| Fault analysis | An analysis that determines the behavior of a system when a fault is introduced.   |
| FMEA           | Failure Mode and Effects Analysis.<br><br>An analysis that looks at different parts of a system, identifies ways the parts could fail, and determines the causes and effects of these potential failures.  |
| IC Compiler II | The tool name.   |
| ICCII          | Abbreviation for the tool name.  |



| Term                              | Definition   |
|-----------------------------------|--|
| LVS                               | Layout-versus-schematic checking.  |
| NDM                               | Proprietary database format used for design and library data in the IC Compiler II tool.   |
| RTL                               | Register transfer level.<br>High-level description of the chip functionality.  |
| SAIF                              | Switching Activity Interchange Format.<br>Standard file format for switching activity data.  |
| SCANDEF                           | Scan Design Exchange Format.<br>Standard file format for scan data.  |
| SDC                               | Synopsys Design Constraints.<br>Standard file format for timing constraints.   |
| Software / software tool          | The IC Compiler II tool.   |
| Software tool criteria evaluation | Analysis according to ISO 26262 to determine the required TCL of a software tool.  |
| Software tool qualification       | Means to create evidence, that a software tool with low or medium TCL is suitable to be used in the development of safety related products according to ISO 26262.   |
| SolvNet                           | Synopsys customer support site.  |
| Standard                          | In this document, refers to <i>ISO 26262 Road Vehicles – Functional Safety</i> , 2011 and 2018 versions.   |
| STAR                              | Synopsys Technical Action Request.<br>A STAR documents and tracks a product Bug or Enhancement request (called a B-STAR or an E-STAR, respectively). It is stored in the Synopsys CRM database.<br>Only Synopsys employees can access the CRM database. However, limited STAR information is available from SolvNet for customers who are associated with the user site of a STAR. Customer contacts are notified automatically when a STAR is filed or when its status changes. |

| Term     | Definition   |
|----------|--|
| TCL      | <p>Tool confidence level, as defined by ISO 26262-8, clause 11.</p> <p>Note: The TCL of a software tool does not necessarily indicate whether the tool may malfunction or not. The TCL defines the confidence level that an error in the safety-related design, which is introduced or left undetected by the software tool, can be prevented or detected in subsequent steps of the development flow, before the erroneous safety-related design is released.</p>   |
| Tcl      | <p>Tool Command Language.</p> <p>Command language used by the IC Compiler II tool.</p>   |
| TD       | Tool error detection, as defined in ISO 26262-8, clause 11.  |
| TI       | Tool impact, as defined in ISO 26262-8, clause 11.   |
| UPF      | <p>Unified Power Format.</p> <p>Standard format for power intent.</p>  |
| Use case | <p>A use case is a specific way of using a software tool, that can be characterized by:</p> <ul style="list-style-type: none"> <li>- a limited set of tool functions and features that are used;</li> <li>- a set of restrictions and constraints that are regarded while using the tool; and</li> <li>- a specific goal to be achieved or output to be generated by using the software tool</li> </ul> <p>Use cases may be associated with different steps or phases in the design process, or they may describe alternative ways of using the tool for a specific design step.</p> |
| Verilog  | Standard format for the gate-level netlist.  |

# Confidence in the Use of Software Tools According to ISO 26262-8, Clause 11

---

*This section provides an overview of the ISO 26262-8, clause 11. It then describes the approach adopted by Synopsys to comply with the requirements of the standard, and how this is mapped to activities performed by Synopsys and the end user of the Synopsys tools.*

---

## Overview of ISO 26262-8, Clause 11

Synopsys EDA software tools contribute significantly to the design specification, implementation, integration, verification and validation of electrical and electronic (E/E) systems and components. If these E/E systems and components are used as part of a safety-related automotive product, an error in these systems or components could have severe consequences on functional safety. Such an error may arise as a result of unforeseen operating conditions or due to a fault introduced during product development, which in turn may be caused by a software tool malfunction. ISO 26262-8, clause 11 (Confidence in the Use of Software Tools) addresses this issue and specifies requirements and methods which aim to minimize the risk of faults in the developed product due to malfunctions of a software tool affecting the product's functional safety.

According to ISO 26262, to determine the required level of confidence in a software tool that is used in the development of a safety-related automotive product, the following criteria are evaluated:

- The possibility that the malfunctioning software tool and its corresponding erroneous output can introduce or fail to detect errors in a safety-related element being developed.
- The confidence in preventing or detecting such errors in its corresponding output.

This procedure is called Software Tool Criteria Evaluation, and it must be performed for all software tools that are involved in the development of a safety-related element, resulting in a required Tool Confidence Level (TCL) for each software tool.

If the software tool criteria evaluation determines that a medium or high TCL is required, then appropriate Software Qualification methods must be applied, effectively reducing the risk of a critical software tool error. The choice of software qualification methods depends on the required TCL and the maximum ASIL of all the safety requirements allocated to the element developed using the software tool. However, if the software tool criteria evaluation determines that only a low TCL is required, then there is no need to apply such software qualification methods.

The software tool criteria evaluation and software tool qualification flow is summarized in Figure 1.




Figure 1: Software tool criteria evaluation and software tool qualification flow

## Work Split between Synopsys and Tool Users

A software tool criteria evaluation must always be performed in the development environment of the final tool user, and in the context of the actual product development. It is in this context, where potential tool malfunctions, their effect on the safety-related product, and the effectiveness of prevention and detection measures must be analyzed.

However, the tool vendor can support the tool user by performing a software tool criteria evaluation (and, if required, a software tool qualification) on their own, based on assumed tool use cases and an assumed development environment. If the assumptions made by the tool vendor match the actual situation at the tool user, then the user can take over the evaluation (and qualification) results from the tool vendor. Besides significantly reducing the effort for the tool user, this approach can also result in a better quality for the software tool criteria evaluation and qualification, since the tool vendor typically has a more detailed understanding of the inner working and possible malfunctions of the software tool.

Synopsys has adopted exactly this approach, which is summarized in Figure 2.




Figure 2: Work Split between Synopsys and Tool Users

Synopsys performs the following activities:

1. Software tool criteria evaluation

- Identification of possible **use cases** for the software tool, together with required **inputs** and expected **outputs**
- Specification of **conditions of use (CoU)** for each use case, related to the development environment in which the tool is assumed to be deployed, including tool usage procedures and constraints
- Analysis of potential software tool **malfunctions**, and their effect on a safety-related product that is developed with this tool
- Analysis of **prevention** and **detection measures** internal to the software tool, to avoid tool malfunctions, or to control and mitigate their effects
- Specification of **assumptions of use (AoU)**, which are additional prevention and detection measures assumed to be performed by the end user of the tool

- Estimation of the **Tool Impact (TI)** for each malfunction, and the probability of **Tool error Detection (TD)** by the prevention and detection mechanisms (including assumptions of use)
- Determination of the required **Tool Confidence Level (TCL)** for each software tool malfunction, based on TI and TD
- Determination of the maximum TCL from all software tool malfunctions related to a use case. This is called the **pre-determined TCL** for the software tool use case
- Summary of the results in a software tool criteria evaluation report

## 2. Software tool qualification

- If the pre-determined TCL indicates, that a medium (TCL2) or high (TCL3) tool confidence level is required for the software tool, then Synopsys may decide to perform a software tool qualification
- The specific methods applied for tool qualification can vary for different tools and use cases, and they may include an evaluation of the software tool development process, the validation of the complete software tool, the validation of critical tool malfunctions with insufficient prevention and detection measures, or other methods
- Summary of the qualification methods, procedures and results in a software tool qualification report

## 3. Safety manual for the software tool

- The *IC Compiler II Functional Safety Manual* (this document) is an important deliverable to the tool users, as it includes all end user-relevant information from the Synopsys software tool criteria evaluation and qualification
- Software tool criteria evaluation related information, documented in [Section 6](#), includes:
  - Description of software tool use cases
  - Description of the required inputs and expected outputs for each use case
  - Specification of conditions of use (CoU – conditions of the design, software tool, design environment, or situation that are assumed and required to be fulfilled by the user) for each use case
  - Specification of assumptions of use (AoU – actions that are assumed and required to be taken by the user of a software tool) for each use case
  - Pre-determined TCL for each use case
- Software tool qualification related information (not required for the IC Compiler II tool and therefore not included in this safety manual)
  - Description of the scope of the software tool qualification, including malfunctions and scenarios covered by the qualification
  - Specification of additional conditions of use (CoU) derived from the software tool qualification
  - Specification of additional assumptions of use (AoU) derived from the software tool qualification
- Other information included in this safety manual
  - General information about the software tool needed by the tool user (see [Appendix A](#))
  - Known limitations of the software tool, related to the described use cases as documented in [Section 7](#)

#### 4. Certification and assessment report

- Synopsys may decide to perform a functional safety assessment, to confirm the correctness, completeness and ISO 26262 conformance of the performed software tool criteria evaluation and qualification
- Synopsys may also decide to achieve certification from an accredited third-party certification body, in addition to the functional safety assessment
- The results of these activities are summarized in a functional safety assessment report and a certificate which can be viewed at [exida Certificate for ISO 26262 Compliance](#)

If the tool user wants to benefit from the work done by Synopsys, then according to Figure 2 above, the user shall perform the following activities for each software tool:

##### 1. Software tool criteria evaluation

- Review and verify that the software tool criteria evaluation (and qualification) performed by Synopsys, as documented in the tool's Functional Safety Manual, matches the actual situation of the user's product development process
  - Verify whether the actual use case(s) of the software tool match those evaluated by Synopsys
  - Verify whether the actual inputs and outputs are identical to or a sub-set of those as evaluated by Synopsys
  - Verify that all conditions of use (CoU) specified by Synopsys are met, or whether the development process can be adjusted to meet these CoU(s)
  - Verify that all assumptions of use (AoU) specified by Synopsys are met, or whether the development process can be adjusted to meet these AoU(s)
  - Verify that the pre-determined Tool Confidence Level (TCL) for the relevant use case(s) are TCL1, or
  - Verify that Synopsys has successfully performed an additional software tool qualification for all TCL2 and TCL3 scenarios to conclude that the tool is suitable to be used for the development of a safety-related element of the same or higher ASIL than required by the user
- If all the verification steps described above are successful, then the results of the Synopsys software tool criteria evaluation (and qualification) are applicable to the tool user, which means:
  - The required TCL pre-determined by Synopsys can be taken over by the tool user for actual product development
  - If the pre-determined TCL is TCL1, then the tool can be used without the need to perform any additional software tool qualification
  - If the pre-determined TCL is TCL2 or TCL3, then the software tool qualification performed by Synopsys is sufficient, and the tool can be used without the need for further software tool qualification by the end user
- All of the steps above must be documented in a software tool criteria evaluation report, including evidence for the successful conclusion of all verification steps, which may include reference to the Synopsys Functional Safety Manual, and optionally, to the Synopsys certification and assessment report

## 2. Software tool qualification

- If any of the verification steps described above as part of the tool user's software tool criteria evaluation fails (e.g. different use case, CoU or AoU cannot be met, pre-determined TCL is not TCL1 and Synopsys has not performed a software tool qualification), then the user must perform his/her own software tool qualification
- The specific methods applied for tool qualification are decided and planned by the tool user -- Synopsys does not recommend any specific methods or procedures
- The summary of the qualification methods, procedures and results shall be documented in a software tool qualification report



## IC Compiler II Description

---

*This section provides a general description regarding the use of the IC Compiler II tool as a software tool in the development of safety-related applications and describes where to get the latest product documentation and the runtime environment required to use the IC Compiler II tool.*

---

### Coverage

The *IC Compiler II Functional Safety Manual* is intended to be used starting with version 2017.09 and later versions of the IC Compiler II tool per the use cases presented in this document. In general, unless otherwise noted, the failure modes and detection mechanisms noted in the use cases presented in Section 6 are tool version independent.

---

### Compliance with ISO 26262

The IC Compiler II tool can be used in the development of safety-related elements according to ISO 26262, with allocated safety requirements up to a maximum Automotive Safety Integrity Level D (ASIL D), if the tool is used in the context of a tool chain and in compliance with this document, the *IC Compiler II Functional Safety Manual*.

See the [exida Certificate for ISO 26262 Compliance](#) of Synopsys IC Compiler II when used in a tool chain flow.

---

### Product Documentation and Support

Comprehensive documentation for using the IC Compiler II tool is provided on SolvNet. The latest documentation for the IC Compiler II tool can be accessed at [IC Compiler II Online Help](#) on SolvNet.

Specific documentation for performing design and analysis as part of an ISO 26262 compliant flow is provided in [Section 3](#), [Section 5](#), [Section 6](#) and [Appendix A](#) of this document, the *IC Compiler II Functional Safety Manual*.

Synopsys provides online customer support for the IC Compiler II tool. See [Section 1](#) for more information.

---

## Installation and Supported Platforms

The installation of the IC Compiler II tool must follow the guidelines in the *Synopsys® Installation Guide* as well as the specific *IC Compiler II Installation Notes* document.

Users are required to download the tool executable and INSTALL\_README from the SolvNet site at <https://solvnet.synopsys.com/DownloadCenter/dc/product.jsp>.

Supported platforms and operating systems requirements:

- For installation instructions, see the *Synopsys® Installation Guide* at <https://www.synopsys.com/install>.
- For the latest supported binary-compatible hardware platform or operating system, including required operating system patches, see <https://www.synopsys.com/qsc>.
- If updates (including security patches) to computing environments (including operating systems) are backward compatible with previous versions of the computing environment used to test the IC Compiler II tool, the results of the testing performed by Synopsys using such previous versions are applicable.

Additional information:

- For information about the compute platforms roadmap, go to <https://www.synopsys.com/support/licensing-installation-computeplatforms/computeplatforms/compute-platforms-roadmap.html>.
- For platform notices, go to <https://www.synopsys.com/support/licensing-installation-computeplatforms/compute-platforms/platform-notice.html>.
- For information regarding the license key retrieval process, go to <https://solvnet.synopsys.com/smartkeys/smartkeys.cgi>.

---

## User Competence

To properly use the IC Compiler II tool, a user must have a good understanding and working knowledge of the following:

- Electrical engineering and circuit design
- The ISO 26262 standard
- Documentation of the IC Compiler II tool, such as the User Guides, at [IC Compiler II Online Help](#) on SolvNet.
- This Functional Safety Manual
- The published list of safety-related defects for the IC Compiler II tool available at [IC Compiler II Master List of Safety-Related Issues](#) on SolvNet.
- Applicability of the IC Compiler II tool in the overall tool chain

---

## Managing Known Safety-Related Defects

Synopsys maintains current information for every reported defect through STARs. The IC Compiler II team evaluates each reported issue for potential impact on functional safety.

A list of all known safety-related defects for each release of the IC Compiler II tool is available on a SolvNet knowledge base article and is referenced from the *IC Compiler II Release Notes*.

IC Compiler II users must assess, as part of their own software tool criteria evaluation, the potential impact of the known safety-related defects in their design and must ensure mitigation of any relevant safety-related defects.

---

## Managing New Releases

Synopsys can release new versions of the IC Compiler II tool at any time to extend its functionality or to fix defects. When a new version is available, notification is posted on the SolvNet site. A subscription service is available for users to be notified of any new product releases.

When installing a new version of the IC Compiler II tool, users must evaluate the impact of any known safety-related defects in their design by checking the accompanying *IC Compiler II Release Notes* for the following:

- Any changes that apply to safety-related use cases
- List of known safety-related defects in the new version of the IC Compiler II tool


In addition, users must refer to the latest version of this document, the *IC Compiler II Functional Safety Manual*, available with the product release contents.

# Synopsys Digital Tool Chain

*This section provides an overview of where the IC Compiler II tool is used in the tool chain.*

The ISO 26262 standard provides a methodology and requirements for software tool criteria evaluation and qualification (see ISO 26262-8, clause 11). It applies to software tools used for the development of safety-related designs where it is essential that the tool operates correctly without introducing or failing to detect errors in the safety-related design.

The suitability of a software tool to be used in the development of a safety-related design is determined in the software tool criteria evaluation, which results in a Tool Confidence Level (TCL): a level of confidence that the software tool does not introduce or fail to detect an error in the design without being noticed, and mitigated before the design is released as a safety-related product. This evaluation is best performed in the context of the overall software tool chain and development flow, in which the individual software tool is used. The following high-level diagram reflects the tool chain for which the IC Compiler II tool is applicable.



# 6

## Use Cases

---

*This section describes the safety-qualified use cases of the IC Compiler II tool. Users should also perform TCL determination based on their specific Use Cases.*

The IC Compiler II tool enables the user to perform physical implementation of very deep submicron designs. It provides the following functionality:

1. Design initialization

To initialize the design, you must perform the following tasks:

- Import the design netlist
- Import the library
- Import the design constraints
- Set up the timing constraints
- Set up the multi-voltage requirements
- Set up the extractor
- Create the floorplan
- Create the power grid

2. Placement and optimization

During placement and optimization, the tool finds a suitable physical location for each cell in the block according to the timing, congestion, and multi-voltage constraints.

3. Clock tree synthesis and optimization

During clock tree synthesis and optimization, the tool buffers the clock trees to balance the skew between the clocks in the placed design according to the timing, congestion, and multi-voltage constraints.

4. Routing

During routing, the tool connects the pins of the cells in the design according to the routing design rules and the timing and multi-voltage constraints.

5. Post-route optimization

During post-route optimization, the tool optimizes the routed design according to the design rules and timing, congestion, and multi-voltage constraints.

6. Chip finishing

During chip finishing, the user inserts decoupling capacitors, filler cells, and metal fill. The user also performs electromigration analysis.

## 7. Write data

During write data, the user saves the final design after completing place and route. The user must save the following data:

- Layout data (GDSII or OASIS)
- Floorplanning data (DEF)
- Placed and routed gate-level netlist (Verilog)
- Updated power intent (UPF)
- Updated Synopsys Verification Format (SVF)
- Design database (NDM)
- Library data (NDM)
- Log files
- Report files
- Switching activity data (SAIF)

---

## Use Case 1: Design Initialization

In the Design Initialization use case, the goal is to prepare the design for placement and routing by performing the following tasks:

- Import the design netlist
- Import the library
- Import the design constraints
- Set up the timing constraints
- Set up the multi-voltage requirements
- Set up the extractor
- Create the floorplan
- Create the power grid

In this use case, the IC Compiler II tool uses and generates the following main inputs and outputs.

- Inputs:
  - Gate-level netlist (Verilog)
  - Floorplanning data (DEF)
  - Design implementation constraints (Tcl)
  - Timing constraints (SDC)

- Power intent (UPF)
- Switching activity data (SAIF)
- Scan data (SCANDEF)
- Library data (NDM)
- Flow scripts (such as the IC Compiler II Reference Methodology)
- Expected outputs:
  - Design database (NDM)
  - Library data (NDM)
  - Log files
  - Report files

For this use case of the IC Compiler II tool, the following conditions of use (constraints for the design and design environment, recommended procedures for the tool usage, etc.) shall be met:

- CoU-ICCII-001: User shall review all error and warning messages and take appropriate action.
- CoU-ICCII-002: User shall follow the IC Compiler II Reference Methodology or use equivalent scripts.
- CoU-ICCII-003: For the final place and route run, Tcl script-based batch mode execution shall be used, without interactive command-line entry or GUI manual command entry. Tcl scripts and log files shall be retained as design signoff records.
- CoU-ICCII-004: User shall not use "Dirty data handling" or "Incomplete UPF" mode.
- CoU-ICCII-005: User shall not use the extracted parasitics from the IC Compiler II tool for signoff verification steps, extracted parasitics shall come from a signoff extraction tool (such as StarRC).

For this use case of the IC Compiler II tool, the following assumptions of use (required actions to be taken by the tool user to prevent or detect design errors due to possible tool malfunctions) shall be met:

- AoU-ICCII-001: User shall review the log files for error messages, warning messages, correct, complete, or unexpected flow execution and random characters.
- AoU-ICCII-002: User shall review all relevant QoR reports, such as timing and power reports, for error messages, warning messages, random characters, and expected results.
- AoU-ICCII-003: User shall review the flow status and checking reports, such as check\_legality and check\_design, for error messages, warning messages, random characters, and expected results.

- AoU-ICCII-004: User shall perform independent formal equivalence checking of the gate-level netlist before and after place and route using a formal verification tool such as Formality.
- AoU-ICCII-005: User shall verify that all output reports have an up-to-date timestamp.
- AoU-ICCII-006: User shall verify that the log files have an up-to-date timestamp.
- AoU-ICCII-008: User shall verify that all NDM database files on disk have an up-to-date timestamp.
- AoU-ICCII-009: User shall perform independent power intent verification of the gate-level netlist and UPF file before and after place and route using a low-power static verification tool such as VC LP.
- AoU-ICCII-010: User shall perform independent DRC verification of the GDSII or OASIS file after place and route using a physical verification tool such as IC Validator.
- AoU-ICCII-015: User shall perform independent power and signal electromigration verification of the gate-level netlist and DEF file after place and route using a power integrity and reliability analysis tool.
- AoU-ICCII-016: User shall perform independent static timing verification of the gate-level netlist and DEF file after place and route using a static timing analysis tool such as PrimeTime and parasitic extraction tool such as StarRC.
- AoU-ICCII-018: User shall perform independent static and dynamic voltage drop analysis using a power integrity and reliability analysis tool.
- AoU-ICCII-020: User shall review all relevant QoR reports, such as timing and latency reports, to verify that all intended clocks have been propagated and have the expected latencies and that the expected timing QoR has been achieved.
- AoU-ICCII-022: User shall review the log files for error messages, warning messages, and correct operation during the saving and subsequent reloading of the design database.

All analyzed failure modes and prevention, detection and mitigation measures (including conditions and assumptions of use listed above) are independent of the exact IC Compiler II tool version.

A software tool criteria evaluation performed by Synopsys according to ISO 26262-8, clause 11, which assumes the fulfillment of all conditions of use (CoU) and assumptions of use (AoU) as described above, results in a required tool confidence level:

### **TCL1 for IC Compiler II Use Case 1: Design Initialization**

In this case, no further activities for software tool qualification are required.



---

## Use Case 2: Placement and Optimization

In the Placement and Optimization use case, the goal is to find a suitable physical location for each cell in the block according to the timing, congestion, and multi-voltage constraints.

In this use case, the IC Compiler II tool uses and generates the following main inputs and outputs.

- Inputs:
  - Library data (NDM)
  - Design database (NDM)
  - Flow scripts (Tcl)
- Expected outputs:
  - Design database (NDM)
  - Library data (NDM)
  - Log files
  - Report files

For this use case of the IC Compiler II tool, the following conditions of use (constraints for the design and design environment, recommended procedures for the tool usage, etc.) shall be met:

- CoU-ICCII-001: User shall review all error and warning messages and take appropriate action.
- CoU-ICCII-002: User shall follow the IC Compiler II Reference Methodology or use equivalent scripts.
- CoU-ICCII-003: For the final place and route run, Tcl script-based batch mode execution shall be used, without interactive command-line entry or GUI manual command entry. Tcl scripts and log files shall be retained as design signoff records.
- CoU-ICCII-004: User shall not use "Dirty data handling" or "Incomplete UPF" mode.
- CoU-ICCII-005: User shall not use the extracted parasitics from the IC Compiler II tool for signoff verification steps, extracted parasitics shall come from a signoff extraction tool (such as StarRC).

For this use case of the *IC Compiler II tool*, the following assumptions of use (required actions to be taken by the tool user to prevent or detect design errors due to possible tool malfunctions) shall be met:

- AoU-ICCII-001: User shall review the log files for error messages, warning messages, correct, complete, or unexpected flow execution and random characters.
- AoU-ICCII-002: User shall review all relevant QoR reports, such as timing and power reports, for error messages, warning messages, random characters, and expected results.

- AoU-ICCII-003: User shall review the flow status and checking reports, such as check\_legality and check\_design, for error messages, warning messages, random characters, and expected results.
- AoU-ICCII-004: User shall perform independent formal equivalence checking of the gate-level netlist before and after place and route using a formal verification tool such as Formality.
- AoU-ICCII-005: User shall verify that all output reports have an up-to-date timestamp.
- AoU-ICCII-006: User shall verify that the log files have an up-to-date timestamp.
- AoU-ICCII-008: User shall verify that all NDM database files on disk have an up-to-date timestamp.
- AoU-ICCII-009: User shall perform independent power intent verification of the gate-level netlist and UPF file before and after place and route using a low-power static verification tool such as VC LP.
- AoU-ICCII-010: User shall perform independent DRC verification of the GDSII or OASIS file after place and route using a physical verification tool such as IC Validator.
- AoU-ICCII-011: User shall perform independent scan DRC verification of the gate-level netlist after place and route using an ATPG and scan DRC verification tool such as TetraMAX.
- AoU-ICCII-012: User shall perform independent DRC using ATPG tools (such as TetraMAX) on the gate-level netlist after place-and-route scan chain optimization to confirm scan chains comply to the DFT specifications.
- AoU-ICCII-013: User shall perform independent dynamic power verification of the gate-level netlist and DEF file after place and route using a signoff power analysis tool such as PrimeTime PX and a parasitic extraction tool such as StarRC.
- AoU-ICCII-014: User shall perform independent cell electromigration verification of the gate-level netlist and DEF file after place and route using a signoff power analysis tool such as PrimeTime PX and a parasitic extraction tool such as StarRC.
- AoU-ICCII-015: User shall perform independent power and signal electromigration verification of the gate-level netlist and DEF file after place and route using a power integrity and reliability analysis tool.
- AoU-ICCII-016: User shall perform independent static timing verification of the gate-level netlist and DEF file after place and route using a static timing analysis tool such as PrimeTime and parasitic extraction tool such as StarRC.
- AoU-ICCII-017: User shall perform independent LVS connectivity verification of the gate-level netlist and GDSII or OASIS file after place and route using a physical verification tool such as IC Validator.
- AoU-ICCII-018: User shall perform independent static and dynamic voltage drop analysis using a power integrity and reliability analysis tool.

- AoU-ICCII-019: User shall perform independent static power verification of the gate-level netlist and DEF file after place and route using a signoff power analysis tool such as PrimeTime PX and a parasitic extraction tool such as StarRC.
- AoU-ICCII-022: User shall review the log files for error messages, warning messages, and correct operation during the saving and subsequent reloading of the design database.

All analyzed failure modes and prevention, detection and mitigation measures (including conditions and assumptions of use listed above) are independent of the exact IC Compiler II tool version.

A software tool criteria evaluation performed by Synopsys according to ISO 26262-8, clause 11, which assumes the fulfillment of all conditions of use (CoU) and assumptions of use (AoU) as described above, results in a required tool confidence level:

### **TCL1 for IC Compiler II Use Case 2: Placement and Optimization**

In this case, no further activities for software tool qualification are required.

---

## **Use Case 3: Clock Tree Synthesis and Optimization**

In the Clock Tree Synthesis and Optimization use case, the goal is to buffer the clock trees to balance the skew between the clocks in the placed design according to the timing, congestion, and multi-voltage constraints.

In this use case, the IC Compiler II tool uses and generates the following main inputs and outputs.

- Inputs:
  - Library data (NDM)
  - Design database (NDM)
  - Flow scripts (Tcl)
- Expected outputs:
  - Design database (NDM)
  - Library data (NDM)
  - Log files
  - Report files

For this use case of the IC Compiler II tool, the following conditions of use (constraints for the design and design environment, recommended procedures for the tool usage, etc.) shall be met:

- CoU-ICCII-001: User shall review all error and warning messages and take appropriate action.

- CoU-ICCII-002: User shall follow the IC Compiler II Reference Methodology or use equivalent scripts.
- CoU-ICCII-003: For the final place and route run, Tcl script-based batch mode execution shall be used, without interactive command-line entry or GUI manual command entry. Tcl scripts and log files shall be retained as design signoff records.
- CoU-ICCII-004: User shall not use "Dirty data handling" or "Incomplete UPF" mode.
- CoU-ICCII-005: User shall not use the extracted parasitics from the IC Compiler II tool for signoff verification steps, extracted parasitics shall come from a signoff extraction tool (such as StarRC).

For this use case of IC Compiler II tool, the following assumptions of use (required actions to be taken by the tool user to prevent or detect design errors due to possible tool malfunctions) shall be met:

- AoU-ICCII-001: User shall review the log files for error messages, warning messages, correct, complete, or unexpected flow execution and random characters.
- AoU-ICCII-002: User shall review all relevant QoR reports, such as timing and power reports, for error messages, warning messages, random characters, and expected results.
- AoU-ICCII-003: User shall review the flow status and checking reports, such as check\_legality and check\_design, for error messages, warning messages, random characters, and expected results.
- AoU-ICCII-004: User shall perform independent formal equivalence checking of the gate-level netlist before and after place and route using a formal verification tool such as Formality.
- AoU-ICCII-005: User shall verify that all output reports have an up-to-date timestamp.
- AoU-ICCII-006: User shall verify that the log files have an up-to-date timestamp.
- AoU-ICCII-007: User shall verify that all clocks in the clock latency reports have expected latencies.
- AoU-ICCII-008: User shall verify that all NDM database files on disk have an up-to-date timestamp.
- AoU-ICCII-009: User shall perform independent power intent verification of the gate-level netlist and UPF file before and after place and route using a low-power static verification tool such as VC LP.
- AoU-ICCII-010: User shall perform independent DRC verification of the GDSII or OASIS file after place and route using a physical verification tool such as IC Validator.
- AoU-ICCII-011: User shall perform independent scan DRC verification of the gate-level netlist after place and route using an ATPG and scan DRC verification tool such as TetraMAX.

- AoU-ICCII-012: User shall perform independent DRC using ATPG tools (such as TetraMAX) on the gate-level netlist after place-and-route scan chain optimization to confirm scan chains comply to the DFT specifications.
- AoU-ICCII-013: User shall perform independent dynamic power verification of the gate-level netlist and DEF file after place and route using a signoff power analysis tool such as PrimeTime PX and a parasitic extraction tool such as StarRC.
- AoU-ICCII-014: User shall perform independent cell electromigration verification of the gate-level netlist and DEF file after place and route using a signoff power analysis tool such as PrimeTime PX and a parasitic extraction tool such as StarRC.
- AoU-ICCII-015: User shall perform independent power and signal electromigration verification of the gate-level netlist and DEF file after place and route using a power integrity and reliability analysis tool.
- AoU-ICCII-016: User shall perform independent static timing verification of the gate-level netlist and DEF file after place and route using a static timing analysis tool such as PrimeTime and parasitic extraction tool such as StarRC.
- AoU-ICCII-017: User shall perform independent LVS connectivity verification of the gate-level netlist and GDSII or OASIS file after place and route using a physical verification tool such as IC Validator.
- AoU-ICCII-018: User shall perform independent static and dynamic voltage drop analysis using a power integrity and reliability analysis tool.
- AoU-ICCII-019: User shall perform independent static power verification of the gate-level netlist and DEF file after place and route using a signoff power analysis tool such as PrimeTime PX and a parasitic extraction tool such as StarRC.
- AoU-ICCII-020: User shall review all relevant QoR reports, such as timing and latency reports, to verify that all intended clocks have been propagated and have the expected latencies and that the expected timing QoR has been achieved.
- AoU-ICCII-022: User shall review the log files for error messages, warning messages, and correct operation during the saving and subsequent reloading of the design database.

All analyzed failure modes and prevention, detection and mitigation measures (including conditions and assumptions of use listed above) are independent of the exact IC Compiler II tool version.

A software tool criteria evaluation performed by Synopsys according to ISO 26262-8, clause 11, which assumes the fulfillment of all conditions of use (CoU) and assumptions of use (AoU) as described above, results in a required tool confidence level:

### **TCL1 for IC Compiler II Use Case 3: Clock Tree Synthesis and Optimization**

In this case, no further activities for software tool qualification are required.

---

## Use Case 4: Routing

In the Routing use case, the goal is to connect the pins of the cells in the design according to the routing design rules and the timing and multi-voltage constraints.

In this use case, the IC Compiler II tool uses and generates the following main inputs and outputs.

- Inputs:
  - Library data (NDM)
  - Design database (NDM)
  - Flow scripts (Tcl)
- Expected outputs:
  - Design database (NDM)
  - Library data (NDM)
  - Log files
  - Report files

For this use case of the IC Compiler II tool, the following conditions of use (constraints for the design and design environment, recommended procedures for the tool usage, etc.) shall be met:

- CoU-ICCII-001: User shall review all error and warning messages and take appropriate action.
- CoU-ICCII-002: User shall follow the IC Compiler II Reference Methodology or use equivalent scripts.
- CoU-ICCII-003: For the final place and route run, Tcl script-based batch mode execution shall be used, without interactive command-line entry or GUI manual command entry. Tcl scripts and log files shall be retained as design signoff records.
- CoU-ICCII-004: User shall not use "Dirty data handling" or "Incomplete UPF" mode.
- CoU-ICCII-005: User shall not use the extracted parasitics from the IC Compiler II tool for signoff verification steps, extracted parasitics shall come from a signoff extraction tool (such as StarRC).

For this use case of IC Compiler II tool, the following assumptions of use (required actions to be taken by the tool user to prevent or detect design errors due to possible tool malfunctions) shall be met:

- AoU-ICCII-001: User shall review the log files for error messages, warning messages, correct, complete, or unexpected flow execution and random characters.

- AoU-ICCII-002: User shall review all relevant QoR reports, such as timing and power reports, for error messages, warning messages, random characters, and expected results.
- AoU-ICCII-003: User shall review the flow status and checking reports, such as check\_legality and check\_design, for error messages, warning messages, random characters, and expected results.
- AoU-ICCII-004: User shall perform independent formal equivalence checking of the gate-level netlist before and after place and route using a formal verification tool such as Formality.
- AoU-ICCII-005: User shall verify that all output reports have an up-to-date timestamp.
- AoU-ICCII-006: User shall verify that the log files have an up-to-date timestamp.
- AoU-ICCII-008: User shall verify that all NDM database files on disk have an up-to-date timestamp.
- AoU-ICCII-009: User shall perform independent power intent verification of the gate-level netlist and UPF file before and after place and route using a low-power static verification tool such as VC LP.
- AoU-ICCII-010: User shall perform independent DRC verification of the GDSII or OASIS file after place and route using a physical verification tool such as IC Validator.
- AoU-ICCII-014: User shall perform independent cell electromigration verification of the gate-level netlist and DEF file after place and route using a signoff power analysis tool such as PrimeTime PX and a parasitic extraction tool such as StarRC.
- AoU-ICCII-015: User shall perform independent power and signal electromigration verification of the gate-level netlist and DEF file after place and route using a power integrity and reliability analysis tool.
- AoU-ICCII-016: User shall perform independent static timing verification of the gate-level netlist and DEF file after place and route using a static timing analysis tool such as PrimeTime and parasitic extraction tool such as StarRC.
- AoU-ICCII-022: User shall review the log files for error messages, warning messages, and correct operation during the saving and subsequent reloading of the design database.

All analyzed failure modes and prevention, detection and mitigation measures (including conditions and assumptions of use listed above) are independent of the exact IC Compiler II tool version.

A software tool criteria evaluation performed by Synopsys according to ISO 26262-8, clause 11, which assumes the fulfillment of all conditions of use (CoU) and assumptions of use (AoU) as described above, results in a required tool confidence level:

### **TCL1 for IC Compiler II Use Case 4: Routing**



In this case, no further activities for software tool qualification are required.

---

## Use Case 5: Post-route Optimization

In the Post-route Optimization use case, the goal is to optimize the routed design according to the design rules and timing, congestion, and multi-voltage constraints.

In this use case, the IC Compiler II tool uses and generates the following main inputs and outputs.

- Inputs:
  - Library data (NDM)
  - Design database (NDM)
  - Flow scripts (Tcl)
- Expected outputs:
  - Design database (NDM)
  - Library data (NDM)
  - Log files
  - Report files

For this use case of the IC Compiler II tool, the following conditions of use (constraints for the design and design environment, recommended procedures for the tool usage, etc.) shall be met:

- CoU-ICCII-001: User shall review all error and warning messages and take appropriate action.
- CoU-ICCII-002: User shall follow the IC Compiler II Reference Methodology or use equivalent scripts.
- CoU-ICCII-003: For the final place and route run, Tcl script-based batch mode execution shall be used, without interactive command-line entry or GUI manual command entry. Tcl scripts and log files shall be retained as design signoff records.
- CoU-ICCII-004: User shall not use "Dirty data handling" or "Incomplete UPF" mode.
- CoU-ICCII-005: User shall not use the extracted parasitics from the IC Compiler II tool for signoff verification steps, extracted parasitics shall come from a signoff extraction tool (such as StarRC).

For this use case of IC Compiler II tool, the following assumptions of use (required actions to be taken by the tool user to prevent or detect design errors due to possible tool malfunctions) shall be met:

- AoU-ICCII-001: User shall review the log files for error messages, warning messages, correct, complete, or unexpected flow execution and random characters.



- AoU-ICCII-002: User shall review all relevant QoR reports, such as timing and power reports, for error messages, warning messages, random characters, and expected results.
- AoU-ICCII-003: User shall review the flow status and checking reports, such as check\_legality and check\_design, for error messages, warning messages, random characters, and expected results.
- AoU-ICCII-004: User shall perform independent formal equivalence checking of the gate-level netlist before and after place and route using a formal verification tool such as Formality.
- AoU-ICCII-005: User shall verify that all output reports have an up-to-date timestamp.
- AoU-ICCII-006: User shall verify that the log files have an up-to-date timestamp.
- AoU-ICCII-008: User shall verify that all NDM database files on disk have an up-to-date timestamp.
- AoU-ICCII-009: User shall perform independent power intent verification of the gate-level netlist and UPF file before and after place and route using a low-power static verification tool such as VC LP.
- AoU-ICCII-010: User shall perform independent DRC verification of the GDSII or OASIS file after place and route using a physical verification tool such as IC Validator.
- AoU-ICCII-011: User shall perform independent scan DRC verification of the gate-level netlist after place and route using an ATPG and scan DRC verification tool such as TetraMAX.
- AoU-ICCII-012: User shall perform independent DRC using ATPG tools (such as TetraMAX) on the gate-level netlist after place-and-route scan chain optimization to confirm scan chains comply to the DFT specifications.
- AoU-ICCII-013: User shall perform independent dynamic power verification of the gate-level netlist and DEF file after place and route using a signoff power analysis tool such as PrimeTime PX and a parasitic extraction tool such as StarRC.
- AoU-ICCII-014: User shall perform independent cell electromigration verification of the gate-level netlist and DEF file after place and route using a signoff power analysis tool such as PrimeTime PX and a parasitic extraction tool such as StarRC.
- AoU-ICCII-015: User shall perform independent power and signal electromigration verification of the gate-level netlist and DEF file after place and route using a power integrity and reliability analysis tool.
- AoU-ICCII-016: User shall perform independent static timing verification of the gate-level netlist and DEF file after place and route using a static timing analysis tool such as PrimeTime and parasitic extraction tool such as StarRC.
- AoU-ICCII-017: User shall perform independent LVS connectivity verification of the gate-level netlist and GDSII or OASIS file after place and route using a physical verification tool such as IC Validator.

- AoU-ICCII-018: User shall perform independent static and dynamic voltage drop analysis using a power integrity and reliability analysis tool.
- AoU-ICCII-019: User shall perform independent static power verification of the gate-level netlist and DEF file after place and route using a signoff power analysis tool such as PrimeTime PX and a parasitic extraction tool such as StarRC.
- AoU-ICCII-022: User shall review the log files for error messages, warning messages, and correct operation during the saving and subsequent reloading of the design database.

All analyzed failure modes and prevention, detection and mitigation measures (including conditions and assumptions of use listed above) are independent of the exact IC Compiler II tool version.

A software tool criteria evaluation performed by Synopsys according to ISO 26262-8, clause 11, which assumes the fulfillment of all conditions of use (CoU) and assumptions of use (AoU) as described above, results in a required tool confidence level:

### **TCL1 for IC Compiler II Use Case 5: Post-route Optimization**

In this case, no further activities for software tool qualification are required.

---

## **Use Case 6: Chip Finishing**

In the Chip Finishing use case, the goal is to improve reliability by inserting decoupling capacitors, inserting filler cells, inserting metal fill, and performing electromigration analysis.

In this use case, the IC Compiler II tool uses and generates the following main inputs and outputs.

- Inputs:
  - Library data (NDM)
  - Design database (NDM)
  - Flow scripts (Tcl)
- Expected outputs:
  - Design database (NDM)
  - Library data (NDM)
  - Log files
  - Report files

For this use case of the IC Compiler II tool, the following conditions of use (constraints for the design and design environment, recommended procedures for the tool usage, etc.) shall be met:

- CoU-ICCII-001: User shall review all error and warning messages and take appropriate action.
- CoU-ICCII-002: User shall follow the IC Compiler II Reference Methodology or use equivalent scripts.
- CoU-ICCII-003: For the final place and route run, Tcl script-based batch mode execution shall be used, without interactive command-line entry or GUI manual command entry. Tcl scripts and log files shall be retained as design signoff records.
- CoU-ICCII-004: User shall not use "Dirty data handling" or "Incomplete UPF" mode.
- CoU-ICCII-005: User shall not use the extracted parasitics from the IC Compiler II tool for signoff verification steps, extracted parasitics shall come from a signoff extraction tool (such as StarRC).

For this use case of IC Compiler II tool, the following assumptions of use (required actions to be taken by the tool user to prevent or detect design errors due to possible tool malfunctions) shall be met:

- AoU-ICCII-001: User shall review the log files for error messages, warning messages, correct, complete, or unexpected flow execution and random characters.
- AoU-ICCII-002: User shall review all relevant QoR reports, such as timing and power reports, for error messages, warning messages, random characters, and expected results.
- AoU-ICCII-003: User shall review the flow status and checking reports, such as check\_legality and check\_design, for error messages, warning messages, random characters, and expected results.
- AoU-ICCII-004: User shall perform independent formal equivalence checking of the gate-level netlist before and after place and route using a formal verification tool such as Formality.
- AoU-ICCII-005: User shall verify that all output reports have an up-to-date timestamp.
- AoU-ICCII-006: User shall verify that the log files have an up-to-date timestamp.
- AoU-ICCII-008: User shall verify that all NDM database files on disk have an up-to-date timestamp.
- AoU-ICCII-009: User shall perform independent power intent verification of the gate-level netlist and UPF file before and after place and route using a low-power static verification tool such as VC LP.
- AoU-ICCII-010: User shall perform independent DRC verification of the GDSII or OASIS file after place and route using a physical verification tool such as IC Validator.
- AoU-ICCII-011: User shall perform independent scan DRC verification of the gate-level netlist after place and route using an ATPG and scan DRC verification tool such as TetraMAX.

- AoU-ICCII-012: User shall perform independent DRC using ATPG tools (such as TetraMAX) on the gate-level netlist after place-and-route scan chain optimization to confirm scan chains comply to the DFT specifications.
- AoU-ICCII-013: User shall perform independent dynamic power verification of the gate-level netlist and DEF file after place and route using a signoff power analysis tool such as PrimeTime PX and a parasitic extraction tool such as StarRC.
- AoU-ICCII-014: User shall perform independent cell electromigration verification of the gate-level netlist and DEF file after place and route using a signoff power analysis tool such as PrimeTime PX and a parasitic extraction tool such as StarRC.
- AoU-ICCII-015: User shall perform independent power and signal electromigration verification of the gate-level netlist and DEF file after place and route using a power integrity and reliability analysis tool.
- AoU-ICCII-016: User shall perform independent static timing verification of the gate-level netlist and DEF file after place and route using a static timing analysis tool such as PrimeTime and parasitic extraction tool such as StarRC.
- AoU-ICCII-018: User shall perform independent static and dynamic voltage drop analysis using a power integrity and reliability analysis tool.
- AoU-ICCII-019: User shall perform independent static power verification of the gate-level netlist and DEF file after place and route using a signoff power analysis tool such as PrimeTime PX and a parasitic extraction tool such as StarRC.
- AoU-ICCII-022: User shall review the log files for error messages, warning messages, and correct operation during the saving and subsequent reloading of the design database.

All analyzed failure modes and prevention, detection and mitigation measures (including conditions and assumptions of use listed above) are independent of the exact IC Compiler II tool version.

A software tool criteria evaluation performed by Synopsys according to ISO 26262-8, clause 11, which assumes the fulfillment of all conditions of use (CoU) and assumptions of use (AoU) as described above, results in a required tool confidence level:

### **TCL1 for IC Compiler II Use Case 6: Chip Finishing**

In this case, no further activities for software tool qualification are required.

---

## Use Case 7: Write Data

In the Write Data use case, the goal is to output the placement and routing results for the design.

In this use case, the IC Compiler II tool uses and generates the following main inputs and outputs.

- Inputs:
  - Library data (NDM)
  - Design database (NDM)
  - Flow scripts (Tcl)
- Expected outputs:
  - Layout data (GDSII or OASIS)
  - Floorplanning data (DEF)
  - Placed and routed gate-level netlist (Verilog)
  - Updated power intent (UPF)
  - Updated Synopsys Verification Format (SVF)
  - Design database (NDM)
  - Library data (NDM)
  - Log files
  - Report files
  - Switching activity data (SAIF)

For this use case of the IC Compiler II tool, the following conditions of use (constraints for the design and design environment, recommended procedures for the tool usage, etc.) shall be met:

- CoU-ICCII-001: User shall review all error and warning messages and take appropriate action.
- CoU-ICCII-002: User shall follow the IC Compiler II Reference Methodology or use equivalent scripts.
- CoU-ICCII-003: For the final place and route run, Tcl script-based batch mode execution shall be used, without interactive command-line entry or GUI manual command entry. Tcl scripts and log files shall be retained as design signoff records.
- CoU-ICCII-004: User shall not use "Dirty data handling" or "Incomplete UPF" mode.
- CoU-ICCII-005: User shall not use the extracted parasitics from the IC Compiler II tool for signoff verification steps, extracted parasitics shall come from a signoff extraction tool (such as StarRC).

For this use case of IC Compiler II tool, the following assumptions of use (required actions to be taken by the tool user to prevent or detect design errors due to possible tool malfunctions) shall be met:

- AoU-ICCII-001: User shall review the log files for error messages, warning messages, correct, complete, or unexpected flow execution and random characters.
- AoU-ICCII-002: User shall review all relevant QoR reports, such as timing and power reports, for error messages, warning messages, random characters, and expected results.
- AoU-ICCII-003: User shall review the flow status and checking reports, such as check\_legality and check\_design, for error messages, warning messages, random characters, and expected results.
- AoU-ICCII-004: User shall perform independent formal equivalence checking of the gate-level netlist before and after place and route using a formal verification tool such as Formality.
- AoU-ICCII-005: User shall verify that all output reports have an up-to-date timestamp.
- AoU-ICCII-006: User shall verify that the log files have an up-to-date timestamp.
- AoU-ICCII-008: User shall verify that all NDM database files on disk have an up-to-date timestamp.
- AoU-ICCII-009: User shall perform independent power intent verification of the gate-level netlist and UPF file before and after place and route using a low-power static verification tool such as VC LP.
- AoU-ICCII-010: User shall perform independent DRC verification of the GDSII or OASIS file after place and route using a physical verification tool such as IC Validator.
- AoU-ICCII-011: User shall perform independent scan DRC verification of the gate-level netlist after place and route using an ATPG and scan DRC verification tool such as TetraMAX.
- AoU-ICCII-012: User shall perform independent DRC using ATPG tools (such as TetraMAX) on the gate-level netlist after place-and-route scan chain optimization to confirm scan chains comply to the DFT specifications.
- AoU-ICCII-013: User shall perform independent dynamic power verification of the gate-level netlist and DEF file after place and route using a signoff power analysis tool such as PrimeTime PX and a parasitic extraction tool such as StarRC.
- AoU-ICCII-014: User shall perform independent cell electromigration verification of the gate-level netlist and DEF file after place and route using a signoff power analysis tool such as PrimeTime PX and a parasitic extraction tool such as StarRC.
- AoU-ICCII-015: User shall perform independent power and signal electromigration verification of the gate-level netlist and DEF file after place and route using a power integrity and reliability analysis tool.

- AoU-ICCII-016: User shall perform independent static timing verification of the gate-level netlist and DEF file after place and route using a static timing analysis tool such as PrimeTime and parasitic extraction tool such as StarRC.
- AoU-ICCII-018: User shall perform independent static and dynamic voltage drop analysis using a power integrity and reliability analysis tool.
- AoU-ICCII-019: User shall perform independent static power verification of the gate-level netlist and DEF file after place and route using a signoff power analysis tool such as PrimeTime PX and a parasitic extraction tool such as StarRC.
- AoU-ICCII-021: User shall review independent tool log files for error messages, warning messages, random characters, and correct file loading during the independent verification steps for DRC checking, LVS checking, formal verification (with SVF), and power intent verification.
- AoU-ICCII-022: User shall review the log files for error messages, warning messages, and correct operation during the saving and subsequent reloading of the design database.
- AoU-ICCII-023: User shall review the floorplanning data in the IC Compiler II or Design Compiler Graphical tool.
- AoU-ICCII-024: User shall verify that GDSII/OASIS, DEF, gate-level netlist, UPF, SAIF and SVF files on disk have an up-to-date timestamp.

All analyzed failure modes and prevention, detection and mitigation measures (including conditions and assumptions of use listed above) are independent of the exact IC Compiler II tool version.

A software tool criteria evaluation performed by Synopsys according to ISO 26262-8, clause 11, which assumes the fulfillment of all conditions of use (CoU) and assumptions of use (AoU) as described above, results in a required tool confidence level:

### **TCL1 for IC Compiler II Use Case 7: Write Data**

In this case, no further activities for software tool qualification are required.

## Limitations of Use Cases

---

*This section describes all known limitations of the use cases mentioned in the previous section.*

All known safety-related issues for the IC Compiler II tool are listed in the [IC Compiler II Master List of Safety-Related Issues](#) on SolvNet.



# Appendix A

## Software Tool Information

*This section provides general information about the IC Compiler II software tool, which is needed by the tool user for performing his/her software tool criteria evaluation.*

The following information about the IC Compiler II tool is required according to ISO 26262-8, for the planning of the usage of a software tool (clause 11.4.4) and the preparation of the own software tool criteria evaluation (clause 11.4.5).

Please note that some of the information below provided by Synopsys simply needs to be confirmed by the tool user and can be used without modification. Other information must be completed or updated by the tool user to reflect his/her actual situation.

| Required Info                      | Tool Information | Reference / Comment  |
|------------------------------------|------------------|--|
| Tool vendor                        | Synopsys, Inc.   | ISO 26262-8, 11.4.4.1.a  |
| Tool name and version              | IC Compiler II   | ISO 26262-8, 11.4.4.1.a<br>To determine tool version, use:<br><code>report_version - options</code>  |
| Tool use cases                     |                  | ISO 26262-8, 11.4.4.1.c<br>ISO 26262-8, 11.4.5.1.a<br>To be completed by the tool user. Align with / verify against use cases described in <a href="#">Section 6</a> of this document.             |
| Tool inputs and expected outputs   |                  | ISO 26262-8, 11.4.5.1.b<br>To be completed by the tool user. Align with / verify against inputs and outputs described in <a href="#">Section 6</a> of this document.                               |
| Tool configuration and constraints |                  | ISO 26262-8, 11.4.4.1.b<br>ISO 26262-8, 11.4.5.1.c<br>To be completed by the tool user. Align with / verify against CoU for the use cases described in <a href="#">Section 6</a> of this document. |

| Required Info  | Tool Information   | Reference / Comment   |
|--|--|---|
| Tool environment (OS)  | Refer to the IC Compiler II Installation Notes at <a href="https://solvnet.synopsys.com/DownloadCenter">https://solvnet.synopsys.com/DownloadCenter</a> . Click the IC Compiler II tool name, release number, and then "View installation guide" for tool version-specific OS support. | ISO 26262-8, 11.4.4.1.d<br><br>To be completed by the tool user. Align with / verify against the OS version evaluated by Synopsys.<br><br>To determine Linux version, use:<br><br><code>uname -osr</code> |
| Tool environment (CAD tool chain)                              |  | ISO 26262-8, 11.4.4.1.d<br><br>To be completed by the tool user. To determine name and version of your tool chain, please consult your CAD department.  |
| Maximum ASIL   | ASIL D   | ISO 26262-8, 11.4.4.1.e   |
| Tool qualification methods                                     | Not applicable   | ISO 26262-8, 11.4.4.1.f<br><br>Software tool qualification is not required for IC Compiler II   |
| User manual and other usage guide documents                    | <a href="#">IC Compiler II Online Help</a><br>IC Compiler II Reference Methodologies   | ISO 26262-8, 11.4.4.2.a – d<br><br>Tool user to include a link to these documents (Synopsys SolvNet or local copy), and to add any additional company-internal tool usage guidelines.                     |
| Known software tool malfunctions, and appropriate work arounds | For limitations, refer to <a href="#">Section 7</a> of this document.<br><br><a href="#">IC Compiler II Master List of Safety-Related Issues</a>   | ISO 26262-8, 11.4.4.2.e<br><br>Tool user to include a link to these documents (Synopsys SolvNet or local copy), and to add any additional company-internal work around descriptions.                      |
| Measures for the detection of tool malfunctions                |  | ISO 26262-8, 11.4.4.2.f<br><br>To be completed by the tool user. Align with / verify against AoU for the use cases described in <a href="#">Section 6</a> of this document.                               |

## Appendix B

### Complete List of CoU and AoU IDs

The complete list of Conditions of Use (CoU) for IC Compiler II is in the table below. CoU defines a condition of the design, software tool, design environment, or situation that is assumed and required to be fulfilled by the user.

| ID            | Description  |
|---------------|--|
| CoU-ICCII-001 | User shall review all error and warning messages and take appropriate action.  |
| CoU-ICCII-002 | User shall follow the IC Compiler II Reference Methodology or use equivalent scripts.  |
| CoU-ICCII-003 | For the final place and route run, Tcl script-based batch mode execution shall be used, without interactive command-line entry or GUI manual command entry. Tcl scripts and log files shall be retained as design signoff records. |
| CoU-ICCII-004 | User shall not use "Dirty data handling" or "Incomplete UPF" mode.   |
| CoU-ICCII-005 | User shall not use the extracted parasitics from the IC Compiler II tool for signoff verification steps, extracted parasitics shall come from a signoff extraction tool (such as StarRC).  |

The complete list of Assumptions of Use (AoU) for IC Compiler II is in the table below. AoU defines an action that is assumed and required to be taken by the user of a software tool.

| ID            | Description   |
|---------------|---|
| AoU-ICCII-001 | User shall review the log files for error messages, warning messages, correct, complete, or unexpected flow execution and random characters.                                    |
| AoU-ICCII-002 | User shall review all relevant QoR reports, such as timing and power reports, for error messages, warning messages, random characters, and expected results.                    |
| AoU-ICCII-003 | User shall review the flow status and checking reports, such as check_legality and check_design, for error messages, warning messages, random characters, and expected results. |
| AoU-ICCII-004 | User shall perform independent formal equivalence checking of the gate-level netlist before and after place and route using a formal verification tool such as Formality.       |

| ID            | Description   |
|---------------|---|
| AoU-ICCII-005 | User shall verify that all output reports have an up-to-date timestamp.   |
| AoU-ICCII-006 | User shall verify that the log files have an up-to-date timestamp.  |
| AoU-ICCII-007 | User shall verify that all clocks in the clock latency reports have expected latencies.   |
| AoU-ICCII-008 | User shall verify that all NDM database files on disk have an up-to-date timestamp.   |
| AoU-ICCII-009 | User shall perform independent power intent verification of the gate-level netlist and UPF file before and after place and route using a low-power static verification tool such as VC LP.  |
| AoU-ICCII-010 | User shall perform independent DRC verification of the GDSII or OASIS file after place and route using a physical verification tool such as IC Validator.   |
| AoU-ICCII-011 | User shall perform independent scan DRC verification of the gate-level netlist after place and route using an ATPG and scan DRC verification tool such as TetraMAX.   |
| AoU-ICCII-012 | User shall perform independent DRC using ATPG tools (such as TetraMAX) on the gate-level netlist after place-and-route scan chain optimization to confirm scan chains comply to the DFT specifications.                                 |
| AoU-ICCII-013 | User shall perform independent dynamic power verification of the gate-level netlist and DEF file after place and route using a signoff power analysis tool such as PrimeTime PX and a parasitic extraction tool such as StarRC.         |
| AoU-ICCII-014 | User shall perform independent cell electromigration verification of the gate-level netlist and DEF file after place and route using a signoff power analysis tool such as PrimeTime PX and a parasitic extraction tool such as StarRC. |
| AoU-ICCII-015 | User shall perform independent power and signal electromigration verification of the gate-level netlist and DEF file after place and route using a power integrity and reliability analysis tool.                                       |
| AoU-ICCII-016 | User shall perform independent static timing verification of the gate-level netlist and DEF file after place and route using a static timing analysis tool such as PrimeTime and parasitic extraction tool such as StarRC.              |
| AoU-ICCII-017 | User shall perform independent LVS connectivity verification of the gate-level netlist and GDSII or OASIS file after place and route using a physical verification tool such as IC Validator.   |

| ID            | Description   |
|---------------|---|
| AoU-ICCII-018 | User shall perform independent static and dynamic voltage drop analysis using a power integrity and reliability analysis tool.  |
| AoU-ICCII-019 | User shall perform independent static power verification of the gate-level netlist and DEF file after place and route using a signoff power analysis tool such as PrimeTime PX and a parasitic extraction tool such as StarRC.  |
| AoU-ICCII-020 | User shall review all relevant QoR reports, such as timing and latency reports, to verify that all intended clocks have been propagated and have the expected latencies and that the expected timing QoR has been achieved.   |
| AoU-ICCII-021 | User shall review independent tool log files for error messages, warning messages, random characters, and correct file loading during the independent verification steps for DRC checking, LVS checking, formal verification (with SVF), and power intent verification. |
| AoU-ICCII-022 | User shall review the log files for error messages, warning messages, and correct operation during the saving and subsequent reloading of the design database.  |
| AoU-ICCII-023 | User shall review the floorplanning data in the IC Compiler II or Design Compiler Graphical tool.   |
| AoU-ICCII-024 | User shall verify that GDSII/OASIS, DEF, gate-level netlist, UPF, SAIF and SVF files on disk have an up-to-date timestamp.  |