```
Shuaib Shameem
ECE 367 - Spring 2012
March 16, 2012
Assume standard program setup (like that given to us for experiment 1) for all code below.
1)
LO: LDAA #$01 ; Load AcmA with 00000001
STAA $240
             ; Set PortT0 high
JSR Fivemsec_Delay ; Delay 5mSec
LDAA #$00 ; Load AcmA with 00000000
STAA $240 ; Set PortTO low
JSR Fivemsec_Delay; Delay 5mSec
BRA LO ; Loop
Fivemsec_Delay:
LDAA #5 ; Outer Loop - 1 Clock Cycle
A1: LDY #3000 ; Inner Loop - 2 Clock Cycles
AO: LBRN AO ; 3 Clock Cycles
DEY
                     ; 1 Clock Cycle
LBNE AO
              ; 4 Clock Cycles
DECA
                     ; 1 Clock Cycle
BNE A1
              ; 3 Clock Cycles
RTS; [(8*3000 + 2 + 1 + 3) * 5]/24000000 = ~5mSec
LO: LDAA #$01 ;Load AcmA with 00000001
STAA $240
                     ;Set PortT0 High
JSR OnefiftyMicroSec_Delay ; Delay .15mSec
                     ; Load AcmA with 00000000
LDAA #$00
                     ; Set PortTO Low
STAA $240
JSR OnefiftyMicroSec_Delay ; Delay .15mSec
BRA LO
            ; Loop
OnefiftyMicroSec Delay:
LDY #450
            ; Loop Counter - 2 Cycles
AO: LBRN AO; 3 Clock Cycles
              ; 1 Clock Cycles
DEY
LBNE A0; 4 Clock Cycles
RTS;(8*450+2)/24000000 = ~.15mSec
c)
LO: BSET $240, $01
                     ;Set PortTO high
LDAA #1
                      ;Set Outer loop counter
JSR QuartersevenmSec Delay ;Delay 1.5mSec
BCLR $240,$01
                     ; Set PortT0 low
LDAA #3
                      ; Set Outer loop counter
JSR QuartersevenmSec_Delay ;Delay 5.5mSec
                     ; Loop
BRA LO
QuartersevenmSec Delay:
A1: LDY #5250
                     ; Inner Loop – 2 Cycles
AO: LBRN AO
                     ; 3 Clock Cycles
DEY
                             ; 1 Clock Cycle
LBNE A0
                      ; 4 Clock Cycles
DECA
                             ; 1 Clock Cycle
                      ; 3 Clock Cycles
RTS;(8*5250 +2+1+3) /24000000 = ~1.75mSec * value in AcmA
d)
                             ;Set PortTO high
LO: BSET $240,$01
                      ; Set outer loop counter
LDAA #3
JSR QuarterthirtymSec_Delay ; Delay 22.5mSec
                     ; Set PortTO ĺow
BCLR $240,$01
LDAA #1
                      ; Set outer loop counter
JSR QuarterthirtymSec_Delay ; delay 7.5mSec
BRA LO
                      ;loop
QuarterthirtymSec Delay:
```

```
A1: LDY #22500
                      ; inner loop - 2 cycles
AO: LBRN AO
                      ; 3 cycles
                             ; 1 cycle
DEY
LBNE A0
                      ; 4 cycles
DECA
                              ; 1 cycle
BNE A1
                      ; 3 cycles
RTS;(8*22500 +2+1+3)/24000000 = ~7.5mSec * value in AcmA
2)
a)
MOVB #$06, $4D; set prescale to 64
MOVB #$01,$40; enable OCO for output compare
MOVB #$90, $46; enable TCNT and fast flags clear
HERE: BSET $240, $01; set PTO high
JSR delayby5ms
BCLR $240, $01; set PT0 low
JSR delayby5ms
BRA HERE
delayby5ms:
LDD $44 ; get current TCNT
ADDD #1875 ;add 1875
STD $50; store new tc0
MOVB #$01, $4E ; clear COF flag
BRCLR $4E,$01,*
LDD TCO; clear flag
RTS
MOVB #$06, $4D ; set prescale to 64
MOVB #$01,$40 ; enable OCO for output compare
MOVB #$90, $46; enable TCNT and fast flags clear HERE: BSET $240, $01; set PT0 high
JSR delayby150us
BCLR $240, $01; set PTO low
JSR delayby150us
BRA HERE
delayby150us:
LDD $44 ; get current TCNT
ADDD #56 ;add 56
STD $50; store new tc0
MOVB #$01, $4E ; clear COF flag
BRCLR $4E,$01,*
LDD TCO; clear flaq
RTS
MOVB #$06, $4D ; set prescale to 64
MOVB #$01,$40; enable OCO for output compare
MOVB #$90, $46 ; enable TCNT and fast flags clear
HERE: BSET $240, $01 ; set PT0 high
JSR delaybyquarter7ms
BCLR $240, $01; set PTO low
JSR delayby3quarter7ms
BRA HERE
delaybyquarter7ms:
LDD $44 ; get current TCNT
ADDD #656 ;add 656
STD $50; store new tc0
MOVB #$01, $4E ; clear COF flag
BRCLR $4E,$01,*
LDD TCO; clear flag
delayby3quarter7ms:
LDD $44 ; get current TCNT
ADDD #1969 ;add 1969
STD $50; store new tc0
```

```
MOVB #$01, $4E; clear COF flag
BRCLR $4E,$01,*
LDD TCO; clear flag
RTS
MOVB #$06, $4D; set prescale to 64
MOVB #$01,$40; enable OCO for output compare
MOVB #$90, $46; enable TCNT and fast flags clear
HERE: BSET $240, $01; set PTO high
JSR delayby3quarter30ms
BCLR $240, $01; set PTO low
JSR delaybyquarter30ms
BRA HERE
delaybyquarter30ms:
LDD $44 ; get current TCNT
ADDD #2812 ;add 2812
STD $50; store new tc0
MOVB #$01, $4E; clear COF flag
BRCLR $4E,$01,*
LDD TCO; clear flag
RTS
delayby3quarter30ms:
LDD $44 ; get current TCNT
ADDD #8438 ;add 8438
STD $50; store new tc0
MOVB #$01, $4E ; clear COF flag
BRCLR $4E,$01,*
LDD TCO; clear flag
RTS
All programs for this question have the proper vector (ORG$FFE0,FDB TC7_ISR)
SEI; Turn off interrupts
MOVB #$06, $4D ;set prescale to 64
MOVB #$80, $40 ;enable OC7 for Output compare MOVB #$90, $46 ; enable TCNT & fast flags clear
BSET $4C, $80 ; Enable TC7 interrupt
LDD TCNT ;qet current TCNT
ADDD #1875 ;increment TCNT count by 1875 and store in TC7
STD $5E;"successful compare" in 1875 clicks
MOVB #$80, $4E; clear COF
CLI ;Turn on interrupts
BSET $240, $01; Set PortTO high
BRA * ; branch forever (only interrupt will execute)
TC7 ISR: LDD $5E
                    ; qet last interrupt count (clear flaq)
              ; add 1875
ADDD #1875
STD $5E
               ; store new interrupt count
                      ; get PT bits
LDAA $240
                      ; test PTO
BITA #$01
                      ; if PTO is high, clear bit
BEQ high
BSET $240, $01; set PTO high
high: BCLR $240, $01; set PT0 low
RTI
b)
SEI ; Turn off interrupts
MOVB #$06, $4D ;set prescale to 64
MOVB #$80, $40 ;enable OC7 for Output compare
MOVB #$90, $46; enable TCNT & fast flags clear
BSET $4C, $80 ; Enable TC7 interrupt
LDD TCNT ;get current TCNT
ADDD #56 ;increment TCNT count by 56 and store in TC7
```

```
STD $5E; "successful compare" in 56 clicks
MOVB #$80, $4E; clear COF
CLI ;Turn on interrupts
BSET $240, $01; Set PortTO high
BRA * ; branch forever (only interrupt will execute)
TC7 ISR: LDD $5E
                     ; get last interrupt count (clear flag)
ADDD #56
                     ; add 56
STD $5E
              ; store new interrupt count
                     ; get PT bits
LDAA $240
BITA #$01
                      ; test PT0
BEQ high
                      ; if PTO is high, clear bit
BSET $240, $01; set PTO high
high: BCLR $240, $01; set PT0 low
RTI
c)
SEI; Turn off interrupts
MOVB #$06, $4D ;set prescale to 64
MOVB #$80, $40 ;enable OC7 for Output compare
MOVB #$90, $46; enable TCNT & fast flags clear
BSET $4C, $80 ; Enable TC7 interrupt
LDD TCNT ;get current TCNT
ADDD #656 ;increment TCNT count by 656 and store in TC7
STD $5E; "successful compare" in 656 clicks
MOVB #$80, $4E; clear COF
CLI ;Turn on interrupts
BSET $240, $01; Set PortTO high
BRA * ; branch forever (only interrupt will execute)
TC7 ISR:
BITA #$01
                      ;test PT0
BEQ high
                      ;if PTO is high, clear bit
LDD $5E
              ; get last interrupt count
                     ; add 656
ADDD #656
STD $5E
              ; store new interrupt count
BSET $240, $01; set PTO high
high: LDD $5E ;get last interrupt count
              ; add 1969
ADDD #1969
STD $5E
              ; store new interrupt count
BCLR $240, $01; set PTO low
RTI
d)
SEI; Turn off interrupts
MOVB #$06, $4D ;set prescale to 64
MOVB #$80, $40 ;enable OC7 for Output compare
MOVB #$90, $46; enable TCNT & fast flags clear
BSET $4C, $80 ; Enable TC7 interrupt
LDD TCNT ;get current TCNT
ADDD #8438 ;increment TCNT count by 8438 and store in TC7
STD $5E; "successful compare" in 8438 clicks
MOVB #$80, $4E; clear COF
CLI ;Turn on interrupts
BSET $240, $01; Set PortTO high
BRA * ; branch forever (only interrupt will execute)
TC7 ISR:
                      ;test PT0
BITA #$01
BEQ high
                      ;if PTO is high, clear bit
LDD $5E
              ; get last interrupt count
              ; add 8438
ADDD #8438
              ; store new interrupt count
STD $5E
BSET $240, $01; set PTO high
high: LDD $5E ;get last interrupt count
ADDD #2812 ; add 2812
```

```
STD $5E
          ; store new interrupt count
BCLR $240, $01; set PTO low
4)
SEI; Turn off interrupts
MOVB #$06, $4D ;set prescale to 64
MOVB #$81, $40 ;enable OC7/0 for Output compare
MOVB #$90, $46 ; enable TCNT & fast flags clear
BSET $4C, $81 ; Enable TC7/TC0 interrupt
LDD TCNT ;get current TCNT
ADDD #13 ;increment TCNT count by 13 and store in TC7
STD $5E; "successful compare" in 13 clicks
ADDD #100; increment TCNT count by 113 and store in TC0
STD $50; "successful compare" in 113 clicks
MOVB #$81, $4E; clear COF
CLI ;Turn on interrupts
BSET $240, $81; Set PortT7/0 high
BRA * ; branch forever (only interrupt will execute)
TCO ISR:
BITA #$01
                     ;test PTO
                    ;if PTO is high, clear bit
BEQ high
LDD $50
              ; get last interrupt count
                    ; add 113
ADDD #113
STD $50
            ; store new interrupt count
BSET $240, $01; set PT0 high
high: LDD $50 ;get last interrupt count
                    ; add 75
ADDD #75
STD $50
           ; store new interrupt count
BCLR $240, $01; set PT0 low
RTI
TC7 ISR:
BITA #$01
                     ;test PTO
BEQ high
                     ;if PTO is high, clear bit
LDD $5E
              ; get last interrupt count
                    ; add 113
ADDD #13
STD $5E
            ; store new interrupt count
BSET $240, $01; set PTO high
high: LDD $5E ;get last interrupt count
                    ; add 75
ADDD #26
STD $5E
           ; store new interrupt count
BCLR $240, $01; set PT0 low
RTI
ORG $FFE0
FDB TC7_ISR
ORG $FFEE
FDB TC0 ISR
```